



NIKO-SEM **P-Channel Logic Level Enhancement Mode** **P3506DD**
Field Effect Transistor **TO-252**
Halogen-Free & Lead-Free



PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-60V	35m Ω	-26A



1. GATE
2. DRAIN
3. SOURCE

ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	-60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_c = 25^\circ\text{C}$	I_D	-26	A
	$T_c = 100^\circ\text{C}$		-16	
Pulsed Drain Current ¹		I_{DM}	-100	
Avalanche Current		I_{AS}	-39	
Avalanche Energy ²	$L = 0.1\text{mH}$	E_{AS}	77	mJ
Power Dissipation	$T_c = 25^\circ\text{C}$	P_D	42	W
	$T_c = 100^\circ\text{C}$		17	
Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		3	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		50	$^\circ\text{C} / \text{W}$

¹Pulse width limited by maximum junction temperature.

² $V_{DD} = -30\text{V}$. Starting $T_J = 25^\circ\text{C}$.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)







PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	-60			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	-2	-2.7	-4	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -48V, V_{GS} = 0V$			1	μA
		$V_{DS} = -40V, V_{GS} = 0V, T_J = 55^\circ C$			10	
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = -7V, I_D = -20A$		32	55	m Ω
		$V_{GS} = -10V, I_D = -25A$		29	35	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -25A$		15		S

NIKO-SEM **P-Channel Logic Level Enhancement Mode** **P3506DD**
Field Effect Transistor **TO-252**
Halogen-Free & Lead-Free

On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V,	-100			A
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -30V, f = 1MHz		2550		pF
Output Capacitance	C _{oss}			241		
Reverse Transfer Capacitance	C _{rss}			140		
Gate Resistance	R _g	V _{GS} =0V, V _{DS} = 0V, f = 1MHz		4.85		Ω
Total Gate Charge ²	Q _g	V _{DS} = 0.5V _{(BR)DSS} , V _{GS} = -10V, I _D =-25A		39		nC
Gate-Source Charge ²	Q _{gs}			13		
Gate-Drain Charge ²	Q _{gd}			8		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = -30V , R _L = 1Ω I _D ≅ -20A, V _{GS} = -10V, R _{GEN} =6Ω		30		nS
Rise Time ²	t _r			90		
Turn-Off Delay Time ²	t _{d(off)}			70		
Fall Time ²	t _f			15		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _J = 25 °C)						
Continuous Current	I _S				-26	A
Forward Voltage ¹	V _{SD}	I _F = -25A, V _{GS} = 0V			-1.3	V
Reverse Recovery Time	t _{rr}	I _F = -25A, dI _F /dt = 100A / μS		30		nS
Reverse Recovery Charge	Q _{rr}			100		nC

¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.



NIKO-SEM

P-Channel Logic Level Enhancement Mode
Field Effect Transistor

P3506DD
TO-252
Halogen-Free & Lead-Free

