

P3T1035xUK/P3T2030xUK

I³C, I²C-bus, 0.5 °C accuracy, digital temperature sensor

Rev. 1.2 — 15 July 2024

Product data sheet

1 General description

The P3T1035xUK/P3T2030xUK is a temperature-to-digital converter from -40 °C to +125 °C range. It uses an on-chip band gap temperature sensor and A-to-D conversion technique with an overtemperature detection. The device contains a number of data registers: Configuration (Conf) stores the device settings such as device operation mode, and temperature register (Temp) stores the digital temp reading, which communicates by a controller via the 2-wire serial I³C/I²C-bus interface.

The P3T1035xUK/P3T2030xUK can be configured for different operation conditions. It can be set in normal mode to monitor periodically the ambient temperature, or in shutdown mode to minimize power consumption. The temperature register always stores a 12-bit two's complement data (2 Bytes), giving a temperature resolution of 0.0625 °C. It also allows 8-bit (MSByte) reading with temperature resolution of 1 °C.

In I²C mode, the P3T1035xUK/P3T2030xUK supports global read/write operations that allow the controller to access multiple devices simultaneously. It does not require the controller to access each P3T1035xUK/P3T2030xUK individually.

The P3T1035xUK offers the accuracy ± 0.5 °C from 0 °C to +70 °C at $V_{CC} \geq 1.62$ V.

The P3T2030xUK offers the accuracy ± 2 °C from -40 °C to +125 °C at $V_{CC} \geq 1.62$ V.

See detailed description of accuracy vs temperature and V_{CC} range in [Section 2](#) and [Table 27](#).

The P3T1035xUK/P3T2030xUK is available in WLCSP4 package and has 8 factory-programmed device address options.



2 Features and benefits

- I³C and I²C interface
- Supply range: 1.4 V to 1.98 V
- Eight different device addresses (A through H) are available
- Programmable undertemperature and overtemperature registers
- Resolution: 12 bits (0.0625 °C); supports 8-bit reading
- Accuracy: P3T1035xUK
 - 1.62 V ≤ V_{CC} ≤ 1.98 V
 - ±0.5 °C (maximum) from 0 °C to +70 °C
 - ±1 °C (maximum) from -40 °C to +125 °C
 - 1.4 V ≤ V_{CC} < 1.62 V
 - ±2 °C (maximum) from -20 °C to +100 °C
 - ±3 °C (maximum) from -40 °C to +125 °C
- Accuracy: P3T2030xUK
 - 1.62 V ≤ V_{CC} ≤ 1.98 V
 - ±2 °C (maximum) from -40 °C to +125 °C
 - 1.4 V ≤ V_{CC} < 1.62 V
 - ±2 °C (maximum) from -20 °C to +100 °C
 - ±3 °C (maximum) from -40 °C to +125 °C
- Low quiescent current: 6 μA supply current (typical).
- Package: wafer level chip-scale package, 4 terminals, 0.4 mm pitch, 0.91 mm x 0.855 mm x 0.455 mm body

3 Applications

- Portable devices
- IoT
- SSD
- Industrial controllers
- Servers
- PC/notebook

4 Ordering information

Table 1. Ordering information

Type number	Topside mark	Package		
		Name	Description	Version
P3T1035xUK ^[1]	y ^[1]	WLCSP4	wafer level chip-scale package, 4 terminals, 0.4 mm pitch, 0.91 mm x 0.855 mm x 0.455 mm body	SOT1375-6
P3T2030xUK ^[1]	y ^[1]	WLCSP4	wafer level chip-scale package, 4 terminals, 0.4 mm pitch, 0.91 mm x 0.855 mm x 0.455 mm body	SOT1375-6

[1] See [Table 2](#) for x,y detail

Table 2. Type number vs Topside mark vs I²C addresses

Type number	Topside mark	I ² C addresses
P3T1035AUK	A	1110 000
P3T1035BUK	B	1110 001
P3T1035CUK	C	1110 010
P3T1035DUK	D	1110 011
P3T1035EUK	E	1110 100
P3T1035FUK	F	1110 101
P3T1035GUK	G	1110 110
P3T1035HUK	H	1110 111
P3T2030AUK	K	1110 000
P3T2030BUK	L	1110 001
P3T2030CUK	M	1110 010
P3T2030DUK	N	1110 011
P3T2030EUK	P	1110 100
P3T2030FUK	R	1110 101
P3T2030GUK	S	1110 110
P3T2030HUK	T	1110 111

4.1 Ordering options

Table 3. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
P3T1035xUK	P3T1035xUKZ	WLCSP4	Reel 7" Q1/T1 *special mark chips dry pack	3000	Tooper = -40 to +125 °C
P3T2030xUK	P3T2030xUKZ	WLCSP4	Reel 7" Q1/T1 *special mark chips dry pack	3000	Tooper = -40 to +125 °C

5 Block diagram





Figure 1. P3T1035xUK/P3T2030xUK block diagram

6 Pinning information

6.1 Pinning



6.2 Pin description

Table 4. Pin description

Symbol	Pin	Type	Description
V _{CC}	A1	Power	Power supply.
GND	A2	GND	Ground. To be connected to the system ground.
SDA	B1	I/O	Digital I/O. I3C/I ² C -bus serial bidirectional data line.
SCL	B2	I	Digital input. I3C/I ² C -bus serial clock.

7 Functional description

7.1 General operation

The P3T1035xUK/P3T2030xUK uses the on-chip bandgap sensor to measure the device temperature with the resolution of 0.0625 °C and stores the 12-bit two's complement digital data, from 12-bit A-to-D conversion, into the device Temp register (2 Bytes). It also allows 8-bit (MSByte) temperature reading. This Temp register can be read at any time by a controller on the I3C/I²C-bus. The temperature range is from -40 °C to 125 °C.

The P3T1035xUK/P3T2030xUK can be set to operate in three modes: one-shot, continuous conversion, or shutdown mode through mode bits M1 and M0. That allows the user flexibility for different mode operations.

7.2 I²C-bus serial interface

The device can be connected to a compatible 2-wire serial interface Fast-mode Plus I²C-bus as a target device under the control of a controller device, using two device terminals, SCL, and SDA. The controller must provide the SCL clock signal and write/read data to/from the device through the SDA terminal. Notice that if the I²C-bus common pull-up resistors have not been installed as required for I²C-bus, then an external pull-up resistor, about 5 kΩ, is needed for each of these two terminals. The bus communication protocols are described in [Section 7.7](#).

7.3 I²C target and mode description

7.3.1 I²C target address

To communicate with the device, the controller must first address target devices via a target address byte. The device features eight different part numbers to allow up to eight devices. See [Section 7.3.1](#) for part number vs addresses.

Table 5. P3T1035xUK/P3T2030xUK part number vs. address table (WLCSP – 4 Balls)

No.	Part Number	Target address
1	P3T1035AUK or P3T2030AUK	1110 000
2	P3T1035BUK or P3T2030BUK	1110 001
3	P3T1035CUK or P3T2030CUK	1110 010
4	P3T1035DUK or P3T2030DUK	1110 011
5	P3T1035EUK or P3T2030EUK	1110 100
6	P3T1035FUK or P3T2030FUK	1110 101
7	P3T1035GUK or P3T2030GUK	1110 110
8	P3T1035HUK or P3T2030HUK	1110 111

7.3.2 General Call

The general call address is (0000000) if the eighth bit is 0. The device will acknowledge the general call and responds to commands in the second byte. If the second byte is 00000110, the device internal registers are reset to power-up values.

7.3.3 High-Speed (Hs) Mode

The controller device must send an SMBus Hs-mode controller code (00001xxx) as the first byte after a start condition to enable the bus to high-speed operation. After receiving the Hs-mode code, P3T1035xUK/P3T2030xUK allows up to 3.4 MHz SMBus speed.

7.3.4 Timeout function

If the SCL or SDA lines are held LOW for longer than t_{to} (15 ms minimum; guaranteed at 45 ms maximum), the device resets to the idle state (SDA released) and waits for a new START condition. This ensures that the device never hangs up the bus if there are conflicts in the transmission sequence.

7.3.5 Multiple Device Access (for I²C only)

The P3T1035xUK/P3T2030xUK have a feature called Multiple Device Access (MDA). It allows the controller to communicate with multiple P3T1035xUK/P3T2030xUK devices with one interface transaction on the same I²C-bus. MDA commands contain an MDA read address (00000001) and an MDA write address (00000000). The P3T1035xUK/P3T2030xUK devices acknowledge the MDA address and respond to the command. For MDA to work correctly, different product I²C device addresses of the P3T1035xUK/P3T2030xUK must be used in the system; see [Table 5](#).

The MDA function is a special function which is not defined by I²C or I3C standards. The MDA only supports one-byte read/write when the P3T1035xUK/P3T2030xUK is working at I²C. When P3T1035xUK/P3T2030xUK is working at I3C, it doesn't have the MDA function.

7.3.5.1 Multiple device access write

The controller sends an MDA write address after the pointer address of the register to be accessed; see [Table 16](#). All of the P3T1035xUK/P3T2030xUK devices on the bus acknowledge and wait for the next data byte to be written to the addressed registers by following the pointer. When the data byte is received by the P3T1035xUK/P3T2030xUK devices, they store and acknowledge the transmitted byte. In one transaction, the P3T1035xUK/P3T2030xUK devices store the same data on all devices on the I²C-bus. See [Figure 22](#).

7.3.5.2 Multiple device access read

To perform an MDA read transaction, the controller must send an MDA write transaction first to set the associated pointer address of the register to be accessed (see [Section 7.3.5.1](#)). Then the controller can send an MDA read address followed by a read byte for each P3T1035xUK/P3T2030xUK on the I²C-bus. For example, if a P3T2030A and P3T2030B are used on the same bus and an MDA read address is sent, the address must be followed by two bytes of data and two controller acknowledges. The first byte data is sent by P3T2030A and the second byte data is sent by P3T2030B. The controller must issue an acknowledge for each byte read to read all of the P3T2030xUK devices on the bus; see [Figure 23](#). If there is no acknowledge each byte of data from the controller, the P3T1035xUK/P3T2030xUK stop sending data for any remaining devices.

In the MDA transaction, the P3T1035xUK/P3T2030xUK only supports one byte (MSByte) read and write for the Temp, t_{HIGH} and t_{LOW} registers. The LSByte cannot be accessed during MDA.

Up to eight P3T1035xUK/P3T2030xUK devices can respond to MDA commands on the same I²C-bus. See [Table 5](#).

7.4 I3C-bus serial interface

The P3T1035xUK/P3T2030xUK interface includes a MIPI I3C SDR only target interface. The I3C controller can assign a dynamic address to P3T1035xUK/P3T2030xUK by issuing a SETDASA (Set Dynamic Address from Static Address) CCC command.

7.4.1 Dynamic address assignment flow

See [Figure 3](#) for the dynamic address assignment flow




Figure 3. Block diagram of P3T1035xUK/P3T2030xUK

7.4.2 I3C provisional-ID

The I3C provisional-ID field is a 6-byte read-only (48 bits) word giving the following information:

- 15 bits with the manufacturer name, unique per manufacturer (for example, NXP).
- 1 bit indicating whether the device has a random ID or a structured provisional-ID
- 16 bits with the device identification, assigned by manufacturer.
- 4 bits providing the device instantiation information.

- 12 bits with the device revision, assigned by manufacturer.

The exact Mipi-I3C provisional-ID composition format in [Table 6](#) and provisional-ID vs. P3T2030xUK full part number in [Table 7](#).

Table 6. I3C Provisional-ID composition

Manufacturer ID	Non-Random part number	Device ID	Instance ID	Version
BITS[47:33]	BITS[32]	BITS[31:16]	BITS[15:12]	BITS[11:0]
15'h011B 0000 0010 0011 011	0	0001 0101 0010 1011	0000	See Table 7

Table 7. I3C Provisional-ID BITS[11:0] vs I²C

No.	Part Number	I ² C target address BITS[7:1]	I3C PID BITS[11:0]
1	P3T1035AUK or P3T2030AUK	1110 000	0000 1110 0000
2	P3T1035BUK or P3T2030BUK	1110 001	0000 1110 0010
3	P3T1035CUK or P3T2030CUK	1110 010	0000 1110 0100
4	P3T1035DUK or P3T2030DUK	1110 011	0000 1110 0110
5	P3T1035EUK or P3T2030EUK	1110 100	0000 1110 1000
6	P3T1035FUK or P3T2030FUK	1110 101	0000 1110 1010
7	P3T1035GUK or P3T2030GUK	1110 110 ^[1]	0000 1110 1100
8	P3T1035HUK or P3T2030HUK	1110 111	0000 1110 1110

[1] I²C address 1110 110 doesn't support I3C SETDASA (Set Dynamic Address from Static Address) due to it being one of the I3C target restricted addresses.

7.4.3 BCR and DCR

The I3C devices have a read-only Bus Characterization Register (BCR) and a Device Characterization Register (DCR). These can be read using the GETCBCR and GETDCR CCC.

The BCR contains information describing the device's role and capabilities related to the I3C bus. The content of the P3T2108UK is listed in [Table 8](#).

Table 8. Bus Characterization Register (BCR)

Bit	Function	Description
BCR[7]	Device role	2'b00: I3C target
BCR[6]		
BCR[5]	Advanced Capabilities	0: Does not support optional advanced capabilities
BCR[4]	Virtual Target Support	0: Is not a Virtual Target and does not expose other downstream Device(s)
BCR[3]	Offline capable	0: device will always react to I3C-bus commands
BCR[2]	IBI Payload	0: No data bytes follow the accepted IBI
BCR[1]	IBI Request capable	1: capable
BCR[0]	Maximum data speed limitation	1: Limitation

The DCR describes the device type for the bus controller to assess and assign the dynamic address and use common command codes as listed in [Table 9](#)

Table 9. Device Characterization Register (DCR)

Bit [7:0]	Description
0110 0011	Temperature sensor

7.4.4 I3C Common Command Codes (CCC)

MIPI I3C devices listen to and support a number of the Common Command Codes (CCC) to control certain features and behaviors e.g. reset the device, enabled/disable in-band interrupts or renew the device dynamic address.

P3T2108UK supports CCCs that allow the controller to control multiple targets through a broadcast command at once or individual targets through direct commands are listed in [Table 10](#).

Table 10. Bus Characterization Register (BCR)

Common Command Code	CCC type	Command Name	Default setting	Description
0x00	Broadcast	ENEC[1] Enable Events Command	Enabled	Enable Target event driven interrupts
0x06	Broadcast	RSTDAA[1] Reset Dynamic Address Assignment	-	Forget current Dynamic Address and wait for new assignment
0x07	Broadcast	ENTDAA[1] Enter Dynamic Address Assignment	-	Entering Controller initiation of Target Dynamic Address Assignment. Don't participate if the Target already has an Address assigned.
0x80	Direct	ENEC[1] Enable Events Command	enabled	Enable Target event driven interrupts
0x81	Direct	DISEC[1] Disable Events Command	disabled	Disable Target event driven interrupts
0x87	Direct Set	SETDASA[1] Set Dynamic Address from Static Address	-	Controller assigns a Dynamic Address to a target with a known Static Address
0x88	Direct Set	SETNEWDA[1] Set New Dynamic Address	-	Controller assigns a new Dynamic Address to any I3C Target
0x8D	Direct Get	GETPID[1] Get Provisional ID	-	get the Target's Provisional-ID
0x8E	Direct Get	GETBCR Get Bus Characteristics Register	-	Get a Device's Bus Characteristic Register (BCR)
0x8F	Direct Get	GETDCR Get Device Characteristics Register	-	Get a Device's Device Characteristic Register (DCR)
0x90	Direct Get	GETSTATUS Get Device Status	-	Get Device's operating status
0x9A	Direct	RSTACT Target Reset Action	-	Configure and query Target Reset action and timing

7.4.5 Examples of CCC protocol

7.4.5.1 ENEC/DISEC (Enable/Disable Target Events Command)

The ENEC/DISEC CCC allows the Controller to control when Target-initiated traffic is enabled or disabled on the I3C-bus. This control governs a Target’s attempts to request an IBI (ENINT/DISINT), to request Controllershship (ENMR/DISMR).




Figure 4. ENEC/DISEC Format 1: Direct




Figure 5. ENEC/DISEC Format 2: Broadcast

Table 11. Enable Target Events Command Byte Format

Bit	7	6	5	4	3	2	1	0
Symbol	reserved				ENHJ	reserved	ENMR	ENINT

Table 12. Disable Target Events Command Byte Format

Bit	7	6	5	4	3	2	1	0
Symbol	reserved				DISHJ	reserved	DISMR	DISINT

7.4.5.2 RSTDAA (Reset Dynamic Address Assignment)

The RSTDAA Broadcast CCC (Figure 6) indicates to all I3C Devices that the Controller requires them to clear/reset their Controller-assigned Dynamic Address.




Figure 6. RSTDAA Format

7.4.5.3 ENTDAA (Enter Dynamic Address Assignment)

The ENTDAA Broadcast CCC (Figure 7) indicates to all I3C Devices that the Controller requires them to enter the Dynamic Address Assignment procedure. Target Devices that already have a Dynamic Address assigned shall not respond to this command.




Figure 7. ENTDAA format

7.4.5.4 SETDASA (Set Dynamic Address from Static Address)

The SETDASA Direct CCC (Figure 8) allows the Controller to assign a Dynamic Address to one Target using the Target’s Static Address. The SETDASA CCC should be used before the ENTDAA CCC is used.





Figure 8. SETDASA format


7.4.5.5 SETNEWDA (Set New Dynamic Address)

The SETNEWDA Direct CCC (Figure 9) allows the I3C Controller to assign a new Dynamic Address to one I3C Target Device. In the Dynamic Address field, the 7 most significant bits (Bits[7:1]) contain the 7-bit Dynamic Address, and the least significant bit (Bit[0]) is filled with the value 1'b0.




7.4.5.6 GETPID (Get Provisioned ID)

The GETPID Direct CCC (Figure 10) is a Get request for one I3C Target Device to return its 48-bit Provisioned ID to the Controller. Following transmission of the GETPID CCC, the 48-bit value is transmitted as 6 bytes, with MSB first.




7.4.5.7 GETBCR (Get Bus Characteristics Register)

The GETBCR Direct CCC (Figure 11) is a Get request for one I3C Target Device to return its Bus Characteristics Register (BCR) to the Controller. The BCR value is transmitted in one byte, with the MSB transmitted first.



7.4.5.8 GETDCR (Get Device Characteristics Register)

The GETDCR Direct CCC (Section 7.4.5.8) is a Get request for one I3C Target Device to return its Device Characteristics Register (DCR) to the Controller. The DCR value is transmitted in one byte, with the MSB transmitted first.



7.4.5.9 GETSTATUS (Get Device Status)

The GETSTATUS Direct CCC (Figure 13) is a Get request for one I3C Target Device to return its current Status. It returns the two-byte format detailed in Table 13.




Table 13. GETSTATUS MSB-LSB Format

Vendor Reserved	Activity Mode	Protocol Error	Reserved	Pending Interrupt
BITS[15:8]	BITS[7:6]	BITS[5]	BITS[4]	BITS[3:0]
0	0	0	0	0

7.4.6 In-Band-Interrupt (IBI)

MIPI I3C supports interrupts from target devices to controllers through the SCL/SDA 2-wire interface. The targets wait for a quiet period in which both, SCL and SDA are idle and SDA is held high by a weak pull-up resistor.

At least one target can pull SDA low, so the controller is notified and starts SCL and enables the regular SDA pull-up resistor to enter address arbitration. The falling edge of SDA followed by a falling edge of SCL is then interpreted by all targets as a start condition.

One or more targets pulling SDA low through an open-drain driver release SDA on the falling SCL edge so it pulls up to high through the pull-up resistor.

During the following seven SCL pulses all eligible targets can transmit their dynamic address to the controller. The lowest dynamic address is recognized as the one with the highest priority. Once a target determines that another target is driving a lower address through its open drain output on SDA, it refrains from interfering with any further communication on SDA while the current communication continues.

The seven address bits are followed by RnW = 1 and an ACK driven by the controller (if acknowledged by the controller).

The following data byte is the mandatory data driven by the target in push-pull mode with SCL running up to HDR-SDR mode speed.

The P3T1035xUK/P3T2030xUK issues IBI when FH bit from 0 to 1 or FL bit from 0 to 1. (See [Figure 14](#))

7.5 Register list

The P3T1035xUK/P3T2030xUK contains four data registers in addition to the pointer register. The pointer value, read/write capability, and default content at power-up of the registers are also shown in [Table 14](#).

Table 14. Register table

Register name	Pointer value	R/W	POR state	Description
Temp	00h	read only	0000h	Temperature register: contains two 8-bit data bytes; stores the measured Temp data.
Conf	01h	R/W	02h	Configuration register: contains a single 8-bit data byte; sets the device operating condition; default = 0.
t _{LOW}	02h	R/W	F600h	t _{LOW} register (read/write), two 8-bit data bytes
t _{HIGH}	03h	R/W	3C00h	t _{HIGH} register (read/write), two 8-bit data bytes
MID	04h	read only	0236h	Manufacturer ID, two 8-bit data bytes

7.5.1 Pointer register

The Pointer register contains an 8-bit data byte, of which the two LSB bits represent the pointer value of the other four registers, and the other six MSB bits are equal to 0, as shown in [Table 15](#) and [Table 16](#). The Pointer register is not accessible to the user, but is used to select the data register for write/read operation by including the pointer data byte in the bus command.

Table 15. Pointer register

B7	B6	B5	B4	B3	B2	B[1:0]
0	0	0	0	0	0	pointer value

Table 16. Pointer value

B1	B0	Selected register
0	0	Temperature register (Temp, read only)
0	1	Configuration register (read/write)
1	0	t _{LOW} register (read/write)
1	1	t _{HIGH} register (read/write)

Because the Pointer value is latched into the Pointer register when the bus command (which includes the pointer byte) is executed, a read from the device may or may not include the pointer byte in the statement. To read again a register that has been recently read and the pointer has been preset, the pointer byte does not have to be included. To read a register that is different from the one that has been recently read, the pointer byte must be included. However, a write to the device must always include the pointer byte in the statement. The bus communication protocols are described in [Section 7.3](#).

At power-up, the Pointer B[1:0] value is equal to 00b and the Temp register is selected; users can then read the Temp data without specifying the pointer byte.

Anything not shown in [Table 16](#) is reserved and should not be used.

7.5.2 Configuration register

The Configuration register (Conf) is a write/read register and contains an 8-bit non-complement data byte that is used to configure the device for different operation conditions. [Table 17](#) shows the bit assignments of this register.

Table 17. Conf register and default value


D7	D6	D5	D4	D3	D2	D1	D0
ID	CR1	CR0	FH	FL	LC	M1	M0
0	0	0	0	0	0	1	0

7.5.2.1 Temperature watchdog flags (FH, FL and LC)

The P3T1035xUK/P3T2030xUK contains a watchdog function that monitors device temperature and compares the result to the values stored in the temperature limit registers (t_{HIGH} and t_{LOW}) to determine if the device temperature is within these set limits. If the temperature of the P3T1035xUK/P3T2030xUK becomes greater than the value in the t_{HIGH} register, then the flag-high bit (FH) in the configuration register is set to 1. If the temperature falls below the value in the t_{LOW} register, then the flag-low bit (FL) is set to 1. If both flag bits remain 0, then the temperature is within the temperature window set by the temperature limit registers (see [Figure 14](#)).

The latch bit (LC) in the configuration register is used to latch the value of the flag bits (FH and FL) until the controller issues a read command to the configuration register. The flag bits are set to 0 if a read command is received by the P3T1035xUK/P3T2030xUK, or if LC = 0 and the temperature is within the temperature limits. The power-on default values for these bits are FH = 0, FL = 0, and LC = 0.

In I3C, the P3T1035xUK/P3T2030xUK issues IBI when FH bit from 0 to 1 or FL bit from 0 to 1




7.5.2.2 Conversion rate (CR1 and CR0)

CR1 and CR0 are the conversion rate bits to configure the conversion rates of 0.25 Hz, 1 Hz, 4 Hz, or 8 Hz. The default rate is 0.25 Hz. The typical conversion time is 7.8 ms. [Table 18](#) shows the settings for CR1 and CR0.

Table 18. Conversion rate settings

CR1	CR0	CONVERSION RATE
0	0	0.25 Hz (default)
0	1	1 Hz
1	0	4 Hz
1	1	8 Hz



7.5.2.3 Temperature register

The Temperature register (Temp) holds the digital result of temperature measurement or monitor at the end of each analog-to-digital conversion. This register is read-only and contains two 8-bit data bytes consisting of one Most Significant Byte (MSByte) and one Least Significant Byte (LSByte). However, only 12 bits of those two bytes are used to store the Temp data in two’s complement format with the resolution of 0.0625 °C. Table 19 shows the bit arrangement of the Temp data in the data bytes.

Table 19. Temp register

Register	D7	D6	D5	D4	D3	D2	D1	D0
MSByte	T11	T10	T9	T8	T7	T6	T5	T4
LSByte	T3	T2	T1	T0	0	0	0	0

When reading register Temp, all 16 bits of the two data bytes (MSByte and LSByte) are provided to the bus and should be all collected by the controller for a valid temperature reading. However, only the 11 most significant bits should be used, and the four least significant bits of the LS Byte are zero and should be ignored. One of the ways to calculate the Temp value in °C from the 12-bit Temp data is:

To convert positive temperatures to a digital data format:

- Divide the temperature by the resolution. Then, convert the result to binary code with a 12-bit, left-justified format, and MSB = 0 to denote a positive sign.

Example: $(+75\text{ °C}) / (0.0625\text{ °C/count}) = 1200 = 4B0h = 0100\ 1011\ 0000$

To convert negative temperatures to a digital data format:

- Divide the absolute value of the temperature by the resolution, and convert the result to binary code with a 12-bit, left-justified format. Then, generate the two's complement of the result by complementing the binary number and adding one. Denote a negative number with MSB = 1.

Example: $(|-25\text{ °C}|) / (0.0625\text{ °C/count}) = 400 = 190h = 0001\ 1001\ 0000$. Two's complement format: $1110\ 0110\ 1111 + 1 = 1110\ 0111\ 0000$

See Table 20 for examples of the Temp data and values.

Table 20. Temp register values

Temperature (°C)	ADC value	
	Binary	Hex
127.9375	0111 1111 1111	7FF

Table 20. Temp register values...continued

Temperature (°C)	ADC value	
	Binary	Hex
127	0111 1111 0000	7F0
100	0110 0100 0000	640
80	0101 0000 0000	500
75	0100 1011 0000	4B0
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
-40	1101 1000 0000	D80

7.5.3 High- and low-limit registers

P3T1035xUK/P3T2030xUK compares the temperature result with t_{HIGH} and t_{LOW} at the end of each temperature measurement.

If the temperature is greater than t_{HIGH} , the FH bit in the configuration register is set to 1. If the temperature is less than t_{LOW} , the FL bit in the configuration register is set to 1 (see [Figure 14](#)).

[Table 21](#) and [Table 22](#) describe the format of the t_{HIGH} and t_{LOW} registers. The Power-on reset value of t_{HIGH} is 60 °C and t_{LOW} is -10 °C

Table 21. t_{HIGH} register

Register	D7	D6	D5	D4	D3	D2	D1	D0
MSByte	H11	H10	H9	H8	H7	H6	H5	H4
LSByte	H3	H2	H1	H0	0	0	0	0

Table 22. t_{LOW} register

Register	D7	D6	D5	D4	D3	D2	D1	D0
MSByte	L11	L10	L9	L8	L7	L6	L5	L4
LSByte	L3	L2	L1	L0	0	0	0	0

7.6 Functional modes

There are three different modes: shutdown, one-shot, or continuous conversion, set by mode bits M0 and M1.

7.6.1 Shutdown mode (M1 = 0, M0 = 0)

In shutdown mode (M1 = 0, M0 = 0) all device circuitry shuts down other than the serial interface. It reduces current consumption to typically less than 0.5 µA. The device shuts down when current conversion is completed.

7.6.2 One-shot mode (M1 = 0, M0 = 1)

The P3T1035xUK/P3T2030xUK features a one-shot mode used for reducing power consumption when continuous temperature monitoring is not required.

To enable, the controller writes ‘01’ to the M1 and M0 bits, which starts one-shot mode while the device is in shutdown mode, (i.e. a single temperature conversion). During the conversion, the M1 and M0 bits read 01. The device goes back to the shutdown state once the single conversion is completed. After the conversion, the M1 and M0 bits read 00.

Using one-shot mode, the device can have a higher conversion rate for fast temperature tracking or a lower conversion rate for power saving.

A complete one-shot period takes 20 ms (max), including active conversion and other processing time. The temperature registers are updated 20 ms (max) after a one-shot command is received. Reading the temperature registers takes place in less than 20 μs.

To perform one-shot mode, the P3T1035xUK/P3T2030xUK must be in shutdown mode. If entering shutdown mode (i.e. writing a ‘00’ to M1 and M0) from continuous conversion mode (M1=1), a 12 ms (max) delay is required to acknowledge the first one-shot command.

7.6.3 Continuous conversion mode (M1 = 1)

In continuous conversion mode (M1 = 1), the conversion rate bits (CR1 and CR0 in the configuration register) determine the conversion rate. The device finishes a single conversion then goes to standby and waits for the delay set by CR1 and CR0 bit. See [Table 23](#) for CR1 and CR0 settings.

Table 23. Conversion mode settings

CR1	CR0	Conversion rate (Hz)
0	0	0.25 (default)
0	1	1
1	0	4
1	1	8

7.7 Protocols for writing and reading the registers

The communication between the host and the device must strictly follow the rules as defined by the I²C-bus management. The protocols for device register read/write operations are illustrated in [Figure 16](#) to [Figure 22](#) together with the following definitions:

1. Before a communication, the I²C-bus must be free or not busy. It means that the SCL and SDA lines must both be released by all devices on the bus, and are pulled HIGH by the bus pull-up resistors.
2. The host must provide SCL clock pulses necessary for the communication. Data is transferred in a sequence of 9 SCL clock pulses for every 8-bit data byte followed by 1-bit status of the acknowledgement.
3. During data transfer, except the START and STOP signals, the SDA signal must be stable while the SCL signal is HIGH. It means that the SDA signal can be changed only during the LOW duration of the SCL line.
4. S: START signal, initiated by the host to start a communication, the SDA goes from HIGH to LOW while the SCL is HIGH.
5. RS: RE-START signal, same as the START signal, to start a read command that follows a write command.
6. P: STOP signal, generated by the host to stop a communication, the SDA goes from LOW to HIGH while the SCL is HIGH. The bus becomes free thereafter.
7. W: write bit, when the write/read bit = LOW in a write command.
8. R: read bit, when the write/read bit = HIGH in a read command.

9. A: device acknowledge bit, returned by the device. It is LOW if the device works properly and HIGH if not. The host must release the SDA line during this period in order to give the device the control on the SDA line.
10. A': controller acknowledge bit, not returned by the device, but set by the controller or host in reading 2-byte data. During this clock period, the host must set the SDA line to LOW in order to notify the device that the first byte has been read for the device to provide the second byte onto the bus.
11. NA: Not Acknowledge bit. During this clock period, both the device and host release the SDA line at the end of a data transfer, the host is then enabled to generate the STOP signal.
12. In a write protocol, data is sent from the host to the device and the host controls the SDA line, except during the clock period when the device sends the device acknowledgement signal to the bus.
13. In a read protocol, data is sent to the bus by the device and the host must release the SDA line during the time that the device is providing data onto the bus and controlling the SDA line, except during the clock period when the controller sends the controller acknowledgement signal to the bus.
14. For best temperature accuracy both temperature bytes should be read as shown in [Figure 20](#) and [Figure 21](#), but for a quick less accurate check/reduce bus transmission then only one byte, the MSByte, needs to be read as shown in [Figure 18](#).
15. The MDA (global Read/Write) format are shown in and [Figure 22](#) and [Figure 23](#)




Figure 16. Write configuration register (1-byte data)










Figure 17. Read configuration register including pointer byte (1-byte data)







8 Application information

8.1 Typical application




Figure 24. I³C-bus typical application




Figure 25. I²C-bus typical application




Figure 26. P3T1035xUK/P3T2030xUK typical application of MDA (Only for I²C-bus)

8.2 Temperature accuracy

Because the local channel of the temperature sensor measures its own die temperature that is transferred from its body, the temperature of the device body must be stabilized and saturated for it to provide the stable readings. Because the device operates at a low-power level, the thermal gradient of the device package has a minor effect on the measurement. The accuracy of the measurement is more dependent upon the definition of the environment temperature, which is affected by different factors: the printed-circuit board on which the device is mounted, and the air flow contacting the device body. If the ambient air temperature and the printed-circuit board temperature are much different, then the measurement may not be stable because of the different thermal paths between the die and the environment. The stabilized temperature liquid of a thermal bath provides the best temperature environment when the device is fully submerged. A thermal probe with the device mounted inside a sealed-end metal tube located in consistent temperature air also provides a good method of temperature measurement.

8.3 Noise effect

The device design includes the implementation of basic features for good noise immunity:

- A 20 ns low-pass filter on both the bus pins SCL and SDA
- The hysteresis of the threshold voltages to the bus input signals SCL and SDA, about 200 mV minimum; good layout practices and extra noise filters are recommended when the device is used in a very noisy environment
- Use decoupling capacitors at V_{CC} pin
- Keep the digital traces away from switching power supplies
- Apply proper terminations for the long board traces
- Add capacitors to the SCL and SDA lines to increase the low-pass filter characteristics.

8.4 POR and I³C Communication

To execute the power-on reset (POR) successfully and ensure normal operation, V_{CC} requires a starting voltage that is less than 300 mV. If this is violated, the device may remain in an indeterminate state that causes I²C/I³C communication failure.

9 Limiting values

Table 24. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.3	+2.5	V
V _I	input voltage	SCL at V _{CC} = -0.3V to +2.5V	-0.3	+2.5	V
		SDA at V _{CC} = +1.4V to +2.5V	-0.3	V _{CC} +0.3 & ≤ 2.5	V
		SDA at V _{CC} = 0V	-0.3	+2.5	V
I _I	input current	at input pins	-5.0	+5.0	mA
V _O	output voltage	at output pin	-0.3	+2.5	V
T _{stg}	storage temperature		-65	+150	°C
T _J	junction temperature		-	+150	°C
V _{ESD}	electrostatic discharge voltage	Human Body Model (HBM) JEDEC JESD22-A114F; all pins	-2000	+2000	V
		Charge Device Model (CDM) JEDEC JESD22- C101E; all pins	-1000	+1000	V
I _{IU(IO)}	input/output latch-up current	JESD78: -0.5 x V _{CC} < V _I < 1.5 x V _{CC}	-100	+100	mA

9.1 Thermal information

Table 25. Thermal information

Symbol	Parameter	Value (typ) ^[1]	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	155.2	°C/W
R _{th(j-c)}	thermal resistance from junction to case	2.2	°C/W
R _{th(j-pcb)}	thermal resistance from junction to printed-circuit board	31	°C/W
Ψ _{j-top}	thermal characterization parameter from junction to top of package	9	°C/W
Ψ _{j-pcb}	thermal characterization parameter from junction to printed-circuit board	37.7	°C/W

[1] P3T1035xUK/P3T2030xUK power dissipation is less than 1mW. The self-heating is negligible.

10 Recommended operating conditions

Table 26. Recommended operating characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{CC}	supply voltage		+1.4	-	+ 1.98	V
V _I	input voltage	SCL	0	-	+ 1.98	V
		SDA at V _{CC} = +1.4V to +1.98 V	0		V _{CC} +0.3 & ≤ 1.98	V
		SDA at V _{CC} = 0V	0		1.98 ^[1]	V
V _O	output voltage	digital pin	0	-	V _{CC} ^[2]	V
T _{amb}	ambient temperature		-40	-	+125	°C

[1] Allows the system to turn off the temperature sensor's V_{CC} and keep I²C/I3C-bus V_{CC} active for power management.

[2] For push-pull, the V_O max = V_{CC}. For open-drain, the pull-up V_O max = 1.98 V

11 Static characteristics

Table 27. Static characteristics

$V_{CC} = 1.4$ to 1.98 V; $T_{amb} = -40$ °C to $+125$ °C; unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
P3T1035xUK						
T _{acc}	temperature accuracy	T = 0 °C to +70 °C, 1.62 V ≤ V _{CC} ≤ 1.98 V	-0.5	-	+0.5	°C
		T = -40 °C to +125 °C 1.62 V ≤ V _{CC} ≤ 1.98 V	-1	-	+1	°C
		T = -20 °C to +100 °C 1.4V ≤ V _{CC} < 1.62 V	-2	-	+2	°C
		T = -40 °C to +125 °C 1.4V ≤ V _{CC} < 1.62 V	-3	-	+3	°C
P3T2030xUK						
T _{acc}	temperature accuracy	T = -40 °C to +125 °C 1.62 V ≤ V _{CC} ≤ 1.98 V	-2	-	+2	°C
		T = -20 °C to +100 °C 1.4V ≤ V _{CC} < 1.62 V	-2	-	+2	°C
		T = -40 °C to +125 °C 1.4V ≤ V _{CC} < 1.62 V	-3	-	+3	°C
P3T1035xUK and P3T2030xUK						
T _{res}	temperature resolution	12-bit digital temp data	-	0.0625	-	°C
t _{conv} (T)	temperature conversion time	One-shot mode		7.8	12	ms
Con _{MOD}	conversion modes	CR1 = 0, CR0 = 0 (default)		0.25		Conv/s
		CR1 = 0, CR0 = 1		1		Conv/s
		CR1 = 1, CR0 = 0		4		Conv/s
		CR1 = 1, CR0 = 1		8		Conv/s
V _{POR}	power-on reset voltage	V _{CC} must ramp up from initial level <300 mV	-	-	1.2	V
t _{act}	active time	I ² C/I3C active after V _{CC} ≥ V _{POR}			20	ms
I _q	quiescent current (V _{CC} = 1.8 V)	I ² C-bus inactive, CR1 = 0, CR0 = 0 (default), T _{amb} = 25 °C		1.8	5	μA
		I ² C-bus active ^[2] , SCL frequency = 400 kHz, CR1 = 0, CR0 = 0 (default)		18		μA
		I ² C-bus active ^[2] , SCL frequency = 3.4 MHz, CR1 = 0, CR0 = 0 (default)		80		μA
I _{sd}	Shutdown current (V _{CC} = 1.8 V)	I ² C-bus inactive, T _{amb} = 25 °C		0.2	1.2	μA
		I ² C-bus active ^[2] , SCL frequency = 400 kHz		16		μA
		I ² C-bus active ^[2] , SCL frequency = 3.4 MHz		75		μA
V _{IH}	HIGH-level input voltage	digital pins (SCL and SDA)	0.7 x V _{CC}	-	-	V

Table 27. Static characteristics...continued

V_{CC} = 1.4 to 1.98 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
V _{IL}	LOW-level input voltage	digital pins	-	-	0.3 x V _{CC}	V
I _I	input current	digital pin; 0V < V _{IN} < V _{CC} + 0.3, T _{amb} = 25 °C	-		1	µA
V _{OL}	LOW-level output voltage	I _{OL} = 3 mA	-	-	0.2 x V _{CC}	V
C _i	input capacitance	digital pins	-	8	12	pF

[1] Typical values are at V_{CC} = 1.8 V and T_{amb} = 25 °C

[2] I²C read temperature register once per second




Figure 27. Supply current versus temperature (bus inactive; one conversion per second)








Figure 28. Shutdown current versus temperature





12 Dynamic characteristics

Table 28. I²C-bus interface dynamic characteristic^[1]

V_{CC} = 1.4 V to 1.98 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified

Symbol	Parameter	Conditions	Fast Mode		High speed mode		Unit
			Min	Max	Min	Max	
f _{SCL}	SCL clock frequency, V _{CC} ≥ 1.8 V	see Figure 33	0.001	0.4	0.001	3.4	MHz
	SCL clock frequency, V _{CC} < 1.8 V		0.001	0.4	0.001	2.5	MHz
t _{HIGH}	HIGH period of the SCL clock,		600	-	60	-	ns
t _{LOW}	LOW period of the SCL clock, V _{CC} ≥ 1.8 V		1300	-	260	-	ns
	LOW period of the SCL clock, V _{CC} < 1.8 V		1300	-	60	-	ns
t _{HD;STA}	hold time (repeated) START condition		600	-	160	-	ns
t _{SU;DAT}	data set-up time, V _{CC} ≥ 1.8 V		100	-	10	-	ns
	data set-up time, V _{CC} < 1.8 V		100	-	45	-	ns
t _{HD;DAT}	data hold time, V _{CC} ≥ 1.8 V		-	900	-	70	ns
	data hold time, V _{CC} < 1.8 V		-	900	-	130	ns
t _{SU;STO}	set-up time for STOP condition		0.6	-	0.16	-	µs
t _r , t _{f(SCL)}	rise/fall time of SCL		-	300	-	40	ns
t _r , t _{f(data)}	rise/fall time of data		-	300	-	80	ns
t _r	rise time of clock/data	SCL ≤ 100 kHz	-	1000	-	-	ns

[1] These specifications are guaranteed by design and not tested in production.




Figure 33. I²C Timing diagram

Table 29. I3C-bus interface dynamic characteristic

V_{CC} = 1.4 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit
I3C Open Drain Timing Parameters					
t _{HIGH}	HIGH period of the SCL clock			41	ns
t _{LOW_OD}	LOW period of the SCL clock	200		-	ns

Table 29. I3C-bus interface dynamic characteristic...continued

$V_{CC} = 1.4\text{ V}$; $T_{amb} = -40\text{ °C to }+125\text{ °C}$; unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit
t _{DIG_H}	Logic HIGH period of the SCL clock	32		t _{HIGH} + t _{CF}	ns
t _{DIG_OD_L}	Logic LOW period of the SCL clock	t _{LOW_ODmin} + t _{fDA_ODmin}			ns
t _{fDA_OD}	Fall time of SDA	t _{CF}		12	ns
t _{SU_OD}	SDA setup time during Open-Drain mode	3			ns
t _{CAS}	Clock after Start condition	38.4n			s
t _{CBP}	Clock before Start condition	t _{CASmin} /2			s
t _{MMoverlap}	Current controller to secondary controller overlap time during handoff	t _{DIG_OD_Lmin}			ns
t _{AVAL}	Bus available condition	1			µs
t _{IDLE}	Bus idle condition	1			ms
t _{MMLock}	Time internal where new controller not driving SDA LOW	t _{AVALmin}			µs
I3C Push_Pull Timing Parameters					
f _{SCL}	SCL clock frequency	0.01	11.5	12.5	MHz
t _{HIGH}	HIGH period of the SCL clock	24		-	ns
t _{LOW}	LOW period of the SCL clock	42		-	ns
t _{DIG_H}	Logic HIGH period of the SCL clock	53		-	ns
t _{DIG_L}	Logic LOW period of the SCL clock	32		-	ns
t _{DIG_H_MIXED}	Logic HIGH period of the SCL clock for mixed bus	32		-	ns
t _{HIGH_MIXED}	HIGH period of the SCL clock for mixed bus	24		-	ns
t _{SCO}	Clock in to Data Out for Target			24	ns
t _{CR}	fall time of SCL signal	-	150/f _{SCL}		ns
t _{CF}	fall time of SCL signal	-	150/f _{SCL}		ns
t _{HD_PP}	SDA signal Data Hold in Push-Pull mode	0		-	ns
t _{SU_PP}	SDA signal Data setup in Push-Pull mode	3		-	ns
t _{CASr}	Clock after repeated Start(Sr)	t _{CASmin}		-	ns
t _{CBSr}	Clock before repeated Start(Sr)	t _{CASmin} /2		-	ns
C _b	Capacitive load per Bus Line(SCL/SDA)	-		50	pF

Table 30. I3C-bus interface dynamic characteristic

$V_{CC} = 1.8\text{ V}$; $T_{amb} = -40\text{ °C to }+125\text{ °C}$; unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit
I3C Open Drain Timing Parameters					
t _{HIGH}	HIGH period of the SCL clock			41	ns
t _{LOW_OD}	LOW period of the SCL clock	200		-	ns
t _{DIG_H}	Logic HIGH period of the SCL clock	32		t _{HIGH} + t _{CF}	ns

Table 30. I3C-bus interface dynamic characteristic...continued

V_{CC} = 1.8 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit
t _{DIG_OD_L}	Logic LOW period of the SCL clock	t _{LOW_ODmin} + t _{fDA_ODmin}			ns
t _{fDA_OD}	Fall time of SDA	t _{CF}		12	ns
t _{SU_OD}	SDA setup time during Open-Drain mode	3			ns
t _{CAS}	Clock after Start condition	38.4n			s
t _{CBP}	Clock before Start condition	t _{CASmin} /2			s
t _{MOverlap}	Current controller to secondary controller overlap time during handoff	t _{DIG_OD_Lmin}			ns
t _{AVAL}	Bus available condition	1			µs
t _{IDLE}	Bus idle condition	1			ms
t _{MMLock}	Time interval where new controller not driving SDA LOW	t _{AVALmin}			µs
I3C Push_Pull Timing Parameters					
f _{SCL}	SCL clock frequency	0.01	12.5	12.9	MHz
t _{HIGH}	HIGH period of the SCL clock	24		-	ns
t _{LOW}	LOW period of the SCL clock	24		-	ns
t _{DIG_H}	Logic HIGH period of the SCL clock	32		-	ns
t _{DIG_L}	Logic LOW period of the SCL clock	32		-	ns
t _{DIG_H_MIXED}	Logic HIGH period of the SCL clock for mixed bus	32		-	ns
t _{HIGH_MIXED}	HIGH period of the SCL clock for mixed bus	24		-	ns
t _{SCO}	Clock in to Data Out for Target			18	ns
t _{CR}	fall time of SCL signal	-	150/f _{SCL}		ns
t _{CF}	fall time of SCL signal	-	150/f _{SCL}		ns
t _{HD_PP}	SDA signal Data Hold in Push-Pull mode	0		-	ns
t _{SU_PP}	SDA signal Data setup in Push-Pull mode	3		-	ns
t _{CASr}	Clock after repeated Start(Sr)	t _{CASmin}		-	ns
t _{CBSr}	Clock before repeated Start(Sr)	t _{CASmin} /2		-	ns
C _b	Capacitive load per Bus Line(SCL/SDA)	-		50	pF

Table 31. I3C-bus interface dynamic characteristic

V_{CC} = 1.98 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit
I3C Open Drain Timing Parameters					
t _{HIGH}	HIGH period of the SCL clock			41	ns
t _{LOW_OD}	LOW period of the SCL clock	200		-	ns
t _{DIG_H}	Logic HIGH period of the SCL clock	32		t _{HIGH} + t _{CF}	ns

Table 31. I3C-bus interface dynamic characteristic...continued

 $V_{CC} = 1.98\text{ V}$; $T_{amb} = -40\text{ °C to }+125\text{ °C}$; unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit
$t_{DIG_OD_L}$	Logic LOW period of the SCL clock	$t_{LOW_ODmin} + t_{fDA_ODmin}$			ns
t_{fDA_OD}	Fall time of SDA	t_{CF}		12	ns
t_{SU_OD}	SDA setup time during Open-Drain mode	3			ns
t_{CAS}	Clock after Start condition	38.4n			s
t_{CBP}	Clock before Start condition	$t_{CASmin}/2$			s
$t_{MMoverlap}$	Current controller to secondary controller overlap time during handoff	$t_{DIG_OD_Lmin}$			ns
t_{AVAL}	Bus available condition	1			μ s
t_{IDLE}	Bus idle condition	1			ms
t_{MMLock}	Time interval where new controller not driving SDA LOW	$t_{AVALmin}$			μ s
I3C Push_Pull Timing Parameters					
f_{SCL}	SCL clock frequency	0.01	12.5	12.9	MHz
t_{HIGH}	HIGH period of the SCL clock	24		-	ns
t_{LOW}	LOW period of the SCL clock	24		-	ns
t_{DIG_H}	Logic HIGH period of the SCL clock	32		-	ns
t_{DIG_L}	Logic LOW period of the SCL clock	32		-	ns
$t_{DIG_H_MIXED}$	Logic HIGH period of the SCL clock for mixed bus	32		-	ns
t_{HIGH_MIXED}	HIGH period of the SCL clock for mixed bus	24		-	ns
t_{SCO}	Clock in to Data Out for Target			12	ns
t_{CR}	fall time of SCL signal	-	$150/f_{SCL}$		ns
t_{CF}	fall time of SCL signal	-	$150/f_{SCL}$		ns
t_{HD_PP}	SDA signal Data Hold in Push-Pull mode	0		-	ns
t_{SU_PP}	SDA signal Data setup in Push-Pull mode	3		-	ns
t_{CASr}	Clock after repeated Start(Sr)	t_{CASmin}		-	ns
t_{CBSr}	Clock before repeated Start(Sr)	$t_{CASmin}/2$		-	ns
C_b	Capacitive load per Bus Line(SCL/SDA)	-		50	pF





Figure 34. I3C timing diagram

13 Package outline



WLCSP-4 I/O
0.91 X 0.855 X 0.455 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1375-6

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
4. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM C.
5. DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 15 JUL 2022


MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01775D	REVISION: 0	
--	------------------------	--------------------------------	----------------	--

Figure 36. Package outline SOT1375-6 (note)

14 Soldering

WLCSP-4 I/O
0.91 X 0.855 X 0.455 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1375-6



PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 15 JUL 2022

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01775D	REVISION: 0
--	------------------------	--------------------------------	----------------

Figure 37. Reflow soldering footprint for SOT1375-6 - solder mask opening pattern

WLCSP-4 I/O
0.91 X 0.855 X 0.455 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1375-6



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 15 JUL 2022

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01775D	REVISION: 0	
--	------------------------	--------------------------------	----------------	--

Figure 38. Reflow soldering footprint for SOT1375-6 - I/O pads and solderable area

WLCSP-4 I/O
0.91 X 0.855 X 0.455 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1375-6



RECOMMENDED STENCIL THICKNESS 0.1

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 15 JUL 2022

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01775D	REVISION: 0	
--	------------------------	--------------------------------	----------------	--

Figure 39. Reflow soldering footprint for SOT1375-6 - solder paste stencil

15 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”.

15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

15.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

15.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 40](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board

- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 32](#) and [Table 33](#)

Table 32. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm ³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

Table 33. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 40](#).




Figure 40. Temperature profiles for large and small components

For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

16 Abbreviations

Table 34. Abbreviations

Acronym	Description
A-to-D	Analog-to-Digital
CDM	Charged Device Model
ESD	ElectroStatic Discharge
HBM	Human Body Model
I ² C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
LSB	Least Significant Bit
LSByte	Least Significant Byte
MSB	Most Significant Bit
MSByte	Most Significant Byte
PCB	Printed-Circuit Board
POR	Power-On Reset
SMD	Solder Mask Defined

17 Revision history

Table 35. Revision history

Document ID	Release date	Description
P3T1035XUK_P3T2030XUK v.1.2	15 July 2024	<ul style="list-style-type: none">Added Section 8.4Section 11: Updated conditions for V_{POR}
P3T1035XUK_P3T2030XUK v.1.1	10 November 2023	<ul style="list-style-type: none">Corrected product name from "P3T1035UK/P3T2030UK" to "P3T1035xUK/P3T2030xUK" throughout data sheet
P3T1035XUK_P3T2030XUK v.1.0	30 June 2023	<ul style="list-style-type: none">Initial version

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Ordering information	4	Tab. 17.	Conf register and default value	17
Tab. 2.	Type number vs Topside mark vs I2C addresses	4	Tab. 18.	Conversion rate settings	18
Tab. 3.	Ordering options	4	Tab. 19.	Temp register	19
Tab. 4.	Pin description	6	Tab. 20.	Temp register values	19
Tab. 5.	P3T1035xUK/P3T2030xUK part number vs. address table (WLCSP – 4 Balls)	7	Tab. 21.	tHIGH register	20
Tab. 6.	I3C Provisional-ID composition	10	Tab. 22.	tLOW register	20
Tab. 7.	I3C Provisional-ID BITS[11:0] vs I2C	10	Tab. 23.	Conversion mode settings	21
Tab. 8.	Bus Characterization Register (BCR)	10	Tab. 24.	Limiting values	28
Tab. 9.	Device Characterization Register (DCR)	11	Tab. 25.	Thermal information	28
Tab. 10.	Bus Characterization Register (BCR)	11	Tab. 26.	Recommended operating characteristics	29
Tab. 11.	Enable Target Events Command Byte Format	12	Tab. 27.	Static characteristics	30
Tab. 12.	Disable Target Events Command Byte Format	12	Tab. 28.	I2C-bus interface dynamic characteristic	34
Tab. 13.	GETSTATUS MSB-LSB Format	16	Tab. 29.	I3C-bus interface dynamic characteristic	34
Tab. 14.	Register table	16	Tab. 30.	I3C-bus interface dynamic characteristic	35
Tab. 15.	Pointer register	17	Tab. 31.	I3C-bus interface dynamic characteristic	36
Tab. 16.	Pointer value	17	Tab. 32.	SnPb eutectic process (from J-STD-020D)	45
			Tab. 33.	Lead-free process (from J-STD-020D)	45
			Tab. 34.	Abbreviations	46
			Tab. 35.	Revision history	47

Figures

Fig. 1.	P3T1035xUK/P3T2030xUK block diagram5	Fig. 23.	MDA read format using (application circuit of MDA)25
Fig. 2.	Pin configuration (top view)6	Fig. 24.	I3C-bus typical application 26
Fig. 3.	Block diagram of P3T1035xUK/ P3T2030xUK 9	Fig. 25.	I2C-bus typical application 26
Fig. 4.	ENEC/DISEC Format 1: Direct 12	Fig. 26.	P3T1035xUK/P3T2030xUK typical application of MDA (Only for I2C-bus)26
Fig. 5.	ENEC/DISEC Format 2: Broadcast12	Fig. 27.	Supply current versus temperature (bus inactive; one conversion per second)31
Fig. 6.	RSTDAA Format13	Fig. 28.	Shutdown current versus temperature 31
Fig. 7.	ENTDAA format 13	Fig. 29.	Supply current versus conversion rates and temperature (VCC = 1.8 V, bus inactive) 32
Fig. 8.	SETDASA format13	Fig. 30.	One-shot conversion time vs temperature32
Fig. 9.	SETNEWDA format14	Fig. 31.	HIGH-level input current versus temperature; digital pins33
Fig. 10.	GETPID format14	Fig. 32.	P3T1035xUK accuracy vs temperature (VCC = 1.4 V to 1.98 V) 33
Fig. 11.	GETBCR format15	Fig. 33.	I2C Timing diagram34
Fig. 12.	GETDCR format15	Fig. 34.	I3C timing diagram38
Fig. 13.	GETSTATUS format15	Fig. 35.	Package outline SOT1375-6 39
Fig. 14.	Temperature flag and IBI (I3C) diagram 18	Fig. 36.	Package outline SOT1375-6 (note)40
Fig. 15.	Conversion start19	Fig. 37.	Reflow soldering footprint for SOT1375-6 - solder mask opening pattern41
Fig. 16.	Write configuration register (1-byte data) 22	Fig. 38.	Reflow soldering footprint for SOT1375-6 - I/O pads and solderable area42
Fig. 17.	Read configuration register including pointer byte (1-byte data)22	Fig. 39.	Reflow soldering footprint for SOT1375-6 - solder paste stencil 43
Fig. 18.	Read configuration or temp register including pointer byte (1-byte data)23	Fig. 40.	Temperature profiles for large and small components45
Fig. 19.	Write register (2-byte data)23		
Fig. 20.	Read register including pointer (2-byte data)23		
Fig. 21.	Read register including preset pointer (2-byte data)24		
Fig. 22.	MDA write format24		

Contents

1	General description	1	7.6.3	Continuous conversion mode (M1 = 1)	21
2	Features and benefits	2	7.7	Protocols for writing and reading the registers	21
3	Applications	3	8	Application information	26
4	Ordering information	4	8.1	Typical application	26
4.1	Ordering options	4	8.2	Temperature accuracy	27
5	Block diagram	5	8.3	Noise effect	27
6	Pinning information	6	8.4	POR and I3C Communication	27
6.1	Pinning	6	9	Limiting values	28
6.2	Pin description	6	9.1	Thermal information	28
7	Functional description	7	10	Recommended operating conditions	29
7.1	General operation	7	11	Static characteristics	30
7.2	I2C-bus serial interface	7	12	Dynamic characteristics	34
7.3	I2C target and mode description	7	13	Package outline	39
7.3.1	I2C target address	7	14	Soldering	41
7.3.2	General Call	7	15	Soldering of SMD packages	44
7.3.3	High-Speed (Hs) Mode	8	15.1	Introduction to soldering	44
7.3.4	Timeout function	8	15.2	Wave and reflow soldering	44
7.3.5	Multiple Device Access (for I2C only)	8	15.3	Wave soldering	44
7.3.5.1	Multiple device access write	8	15.4	Reflow soldering	44
7.3.5.2	Multiple device access read	8	16	Abbreviations	46
7.4	I3C-bus serial interface	8	17	Revision history	47
7.4.1	Dynamic address assignment flow	9		Legal information	48
7.4.2	I3C provisional-ID	9			
7.4.3	BCR and DCR	10			
7.4.4	I3C Common Command Codes (CCC)	11			
7.4.5	Examples of CCC protocol	12			
7.4.5.1	ENEC/DISEC (Enable/Disable Target Events Command)	12			
7.4.5.2	RSTDAA (Reset Dynamic Address Assignment)	12			
7.4.5.3	ENTDAA (Enter Dynamic Address Assignment)	13			
7.4.5.4	SETDASA (Set Dynamic Address from Static Address)	13			
7.4.5.5	SETNEWDA (Set New Dynamic Address)	14			
7.4.5.6	GETPID (Get Provisioned ID)	14			
7.4.5.7	GETBCR (Get Bus Characteristics Register)	14			
7.4.5.8	GETDCR (Get Device Characteristics Register)	15			
7.4.5.9	GETSTATUS (Get Device Status)	15			
7.4.6	In-Band-Interrupt (IBI)	16			
7.5	Register list	16			
7.5.1	Pointer register	16			
7.5.2	Configuration register	17			
7.5.2.1	Temperature watchdog flags (FH, FL and LC)	17			
7.5.2.2	Conversion rate (CR1 and CR0)	18			
7.5.2.3	Temperature register	19			
7.5.3	High- and low-limit registers	20			
7.6	Functional modes	20			
7.6.1	Shutdown mode (M1 = 0, M0 = 0)	20			
7.6.2	One-shot mode (M1 = 0, M0 = 1)	21			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.