


# P4004ED


## P-Channel Logic Level Enhancement Mode MOSFET

### PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D$
-40V	40mΩ @ $V_{GS} = -10V$	-21A



TO-252



### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	$V_{DS}$	-40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current $T_C = 25^\circ C$	$I_D$	-21	A
$T_C = 70^\circ C$	$I_D$	-17	
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	-70	
Avalanche Current	$I_{AS}$	-27	
Avalanche Energy <sup>2</sup>	$E_{AS}$	36	mJ
Power Dissipation $T_C = 25^\circ C$	$P_D$	30	W
$T_C = 70^\circ C$	$P_D$	20	
Junction & Storage Temperature Range	$T_j, T_{stg}$	-55 to 150	°C

### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		4.1	°C / W
Junction-to-Ambient	$R_{\theta JA}$		40	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup> $V_{DD} = -20V$ . Starting  $T_J = 25^\circ C$ .

## P4004ED

### P-Channel Logic Level Enhancement Mode MOSFET

#### ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)







PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-40			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-2.0	-2.5	-3	
Gate-Body Leakage	$I_{\text{GSS}}$	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			$\pm 250$	
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -32\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
		$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			10	
On-State Drain Current <sup>1</sup>	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -10\text{V}$	-70			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -5\text{V}, I_D = -8\text{A}$		65	73	$\text{m}\Omega$
		$V_{\text{GS}} = -7\text{V}, I_D = -8\text{A}$		35	50	
		$V_{\text{GS}} = -10\text{V}, I_D = -10\text{A}$		30	40	
Forward Transconductance <sup>1</sup>	$g_{\text{fs}}$	$V_{\text{DS}} = -10\text{V}, I_D = -10\text{A}$		20		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -20\text{V}, f = 1\text{MHz}$		1090		pF
Output Capacitance	$C_{\text{oss}}$			175		
Reverse Transfer Capacitance	$C_{\text{rss}}$			91		
Total Gate Charge <sup>2</sup>	$Q_g(V_{\text{GS}} = -10\text{V})$	$V_{\text{DS}} = 0.5V_{(\text{BR})\text{DSS}}, I_D = -18\text{A}$		17		nC
	$Q_g(V_{\text{GS}} = -4.5\text{V})$			8.5		
Gate-Source Charge <sup>2</sup>	$Q_{\text{gs}}$			5.5		
Gate-Drain Charge <sup>2</sup>	$Q_{\text{gd}}$			3		
Gate Resistance	$R_g$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		4.95		$\Omega$
Turn-On Delay Time <sup>2</sup>	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = -20\text{V}, R_L = 2\Omega, I_D \approx -10\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GS}} = 6\Omega$		6		nS
Rise Time <sup>2</sup>	$t_r$			16		
Turn-Off Delay Time <sup>2</sup>	$t_{\text{d}(\text{off})}$			26		
Fall Time <sup>2</sup>	$t_f$			10		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_J = 25^\circ\text{C}</math>)</b>						
Continuous Current	$I_S$				-21	A
Forward Voltage <sup>1</sup>	$V_{\text{SD}}$	$I_F = -1\text{A}, V_{\text{GS}} = 0\text{V}$			-1	V
Reverse Recovery Time	$t_{\text{rr}}$	$I_F = -10\text{A}, dI_F/dt = 100\text{A} / \mu\text{s}$		15.5		nS
Reverse Recovery Charge	$Q_{\text{rr}}$			7.9		nC

<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.






## P4004ED

### P-Channel Logic Level Enhancement Mode MOSFET



## P4004ED

### P-Channel Logic Level Enhancement Mode MOSFET




## P4004ED

### P-Channel Logic Level Enhancement Mode MOSFET

#### Package Dimension

#### TO-252 (DPAK) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	8.9	10	10.41	J	4.8		5.64
B	2.1	2.2	2.4	K	0.15		1.1
C	0.4	0.5	0.61	L	0.4	0.76	0.89
D	0.82	1.2	1.5	M	4.2	4.58	5
E	0.4	0.5	0.61	S	4.9	5.1	5.3
F	0		0.2	T	4.6	4.75	5.44
G	5.3	6.1	6.3	U	1.4		1.78
H	0.9		1.7	V	0.55	1.25	1.7
I	6.3	6.5	6.8				



\*因为各家封装模具不同而外观略有差异，不影响电性及Layout。