


P50N03LTG


N-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
25V	10mΩ @ $V_{GS} = 10V$	60A



TO-220



ABSOLUTE MAXIMUM RATINGS ($T_C = 25\text{ °C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current	$T_C = 25\text{ °C}$	I_D	60	A
	$T_C = 100\text{ °C}$		38	
Pulsed Drain Current ¹		I_{DM}	150	
Avalanche Current		I_{AS}	36	
Avalanche Energy	$L = 0.1\text{mH}$	E_{AS}	65	mJ
Power Dissipation	$T_C = 25\text{ °C}$	P_D	52	W
	$T_C = 100\text{ °C}$		21	
Operating Junction & Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		2.4	°C / W
Junction-to-Ambient	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

P50N03LTG

N-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (T_C = 25 °C, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	25			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1	1.5	3	V
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±250	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20V, V _{GS} = 0V			1	μA
		V _{DS} = 20V, V _{GS} = 0V, T _C = 125 °C			10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	150			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 5V, I _D = 20A		12	20	mΩ
		V _{GS} = 10V, I _D = 20A		8	10	
Forward Transconductance ¹	g _{fs}	V _{DS} = 10V, I _D = 20A		40		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz		960		pF
Output Capacitance	C _{oss}			380		
Reverse Transfer Capacitance	C _{rss}			250		
Total Gate Charge ²	Q _g	V _{DS} = 15V, V _{GS} = 10V, I _D = 20A		22.3		nC
Gate-Source Charge ²	Q _{gs}			4.7		
Gate-Drain Charge ²	Q _{gd}			5		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = 15V, R _L = 1Ω, I _D ≅ 20A, V _{GS} = 10V, R _{GEN} = 6Ω		13		nS
Rise Time ²	t _r			105		
Turn-Off Delay Time ²	t _{d(off)}			33		
Fall Time ²	t _f			5		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_C = 25 °C)						
Continuous Current	I _S				40	A
Forward Voltage ¹	V _{SD}	I _S = 25A, V _{GS} = 0V			1.3	V
Reverse Recovery Time	t _{rr}	V _R = 15 V, I _F = I _S , di/dt = 100 A/μs		45		nS
Reverse Recovery Charge	Q _{rr}			98		nC

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


P50N03LTG

N-Channel Logic Level Enhancement Mode MOSFET



P50N03LTG

N-Channel Logic Level Enhancement Mode MOSFET



P50N03LTG

N-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

TO-220 (3-Lead) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	9.652	10.16	11.5	H	2.04	2.54	3.04
B	2.54	2.79	3.048	I	1.15	1.52	1.778
C	17.3		22.86	J	3.556	4.57	4.826
D	26.924	29.03	31.242	K	0.508	1.3	1.45
E	14.224	15.45	16.510	L	1.89	2.69	3.09
F	8.382	9.20	9.40	M	0.34	0.5	0.6
G	0.381	0.81	1.016	N			

