



P6402FMG

P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-20V	64mΩ @ $V_{GS} = -4.5V$	-4A



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 12	
Continuous Drain Current $T_A = 25^\circ C$	I_D	-4	A
		-3	
Pulsed Drain Current ¹	I_{DM}	-20	
Power Dissipation $T_A = 25^\circ C$	P_D	1.25	W
		0.8	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	$R_{\theta JA}$	75	100	°C / W
Junction-to-Case	$R_{\theta JC}$		60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

P6402FMG

P-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-20			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-0.45	-0.8	-1.2	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 12\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
		$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -4.5\text{V}$	-20			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -1.8\text{V}, I_D = -2\text{A}$		90	120	$\text{m}\Omega$
		$V_{\text{GS}} = -2.5\text{V}, I_D = -3\text{A}$		62	79	
		$V_{\text{GS}} = -4.5\text{V}, I_D = -4\text{A}$		55	64	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -4\text{A}$		12		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$		950		pF
Output Capacitance	C_{oss}			115		
Reverse Transfer Capacitance	C_{rss}			75		
Total Gate Charge ²	Q_g	$V_{\text{DS}} = 0.5V_{(\text{BR})\text{DSS}}, V_{\text{GS}} = -4.5\text{V}, I_D = -4\text{A}$		9.4		nC
Gate-Source Charge ²	Q_{gs}			2		
Gate-Drain Charge ²	Q_{gd}			3		
Turn-On Delay Time ²	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -10\text{V}$ $I_D \approx -1\text{A}, V_{\text{GS}} = -4.5\text{V}, R_G = 6\Omega$		6.3		nS
Rise Time ²	t_r			3.2		
Turn-Off Delay Time ²	$t_{\text{d}(\text{off})}$			38		
Fall Time ²	t_f			12		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_C = 25^\circ\text{C}$)						
Continuous Current	I_S				-1	A
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{\text{GS}} = 0\text{V}$			-1.2	V

¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.


²Independent of operating temperature.

P6402FMG


P-Channel Logic Level Enhancement Mode MOSFET

Typical Electrical Characteristics


On-Region Characteristics.




On-Resistance Variation with Drain Current and Gate Voltage.




On-Resistance Variation with Temperature.




On-Resistance Variation with Gate-to-Source Voltage.



Transfer Characteristics.




Body Diode Forward Voltage Variation with Source Current and Temperature.




P6402FMG

P-Channel Logic Level Enhancement Mode MOSFET



Gate-Charge Characteristics




Capacitance Characteristics



Safe Operating Area



Transient Thermal Response Curve.



P6402FMG

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

SOT-23 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A		1.05		H	0.1		0.2
B	2.4		3	I	0.3		0.6
C	1.4		1.73				
D	2.7		3.1				
E	1		1.31				
F	0		0.15				
G	0.3		0.5				

