



# P7004EM

## P-Channel Logic Level Enhancement Mode MOSFET

### PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D$
-40V	70mΩ @ $V_{GS} = -10V$	-2.5A



### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		$V_{DS}$	-40	V
Gate-Source Voltage		$V_{GS}$	±20	
Continuous Drain Current	$T_A = 25\text{ }^\circ\text{C}$	$I_D$	-2.5	A
	$T_A = 70\text{ }^\circ\text{C}$		-2	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	-20	
Avalanche Current		$I_{AS}$	-19	
Avalanche Energy	$L = 0.1\text{mH}$	$E_{AS}$	18	mJ
Power Dissipation	$T_A = 25\text{ }^\circ\text{C}$	$P_D$	0.75	W
	$T_A = 70\text{ }^\circ\text{C}$		0.48	
Operating Junction & Storage Temperature Range		$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$

### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	Steady state	$R_{\theta JA}$		166	$^\circ\text{C} / \text{W}$

<sup>1</sup>Pulse width limited by maximum junction temperature.

# P7004EM

## P-Channel Logic Level Enhancement Mode MOSFET

### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-40			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-1.5	-2	-2.5	
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -32V, V <sub>GS</sub> = 0V			-1	μA
		V <sub>DS</sub> = -30V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125 °C			-10	
On-State Drain Current <sup>1</sup>	I <sub>D(ON)</sub>	V <sub>DS</sub> = -5V, V <sub>GS</sub> = -10V	-20			A
Drain-Source On-State Resistance <sup>1</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -2.5A		45	70	mΩ
Forward Transconductance <sup>1</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -10V, I <sub>D</sub> = -2.5A		6		S
<b>DYNAMIC</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -20V, f = 1MHz		650		pF
Output Capacitance	C <sub>oss</sub>			137		
Reverse Transfer Capacitance	C <sub>riss</sub>			92		
Total Gate Charge <sup>2</sup>	Q <sub>g</sub>	V <sub>DS</sub> = 0.5V <sub>(BR)DSS</sub> , V <sub>GS</sub> = -10V, I <sub>D</sub> = -2.5A		12		nC
Gate-Source Charge <sup>2</sup>	Q <sub>gs</sub>			2		
Gate-Drain Charge <sup>2</sup>	Q <sub>gd</sub>			4		
Turn-On Delay Time <sup>2</sup>	t <sub>d(on)</sub>	V <sub>DS</sub> = -20V I <sub>D</sub> ≅ -1A, V <sub>GEN</sub> = -10V, R <sub>GS</sub> = 6Ω		7		nS
Rise Time <sup>2</sup>	t <sub>r</sub>			10		
Turn-Off Delay Time <sup>2</sup>	t <sub>d(off)</sub>			30		
Fall Time <sup>2</sup>	t <sub>f</sub>			22		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTIC ( T<sub>J</sub> = 25 °C )</b>						
Continuous Current	I <sub>S</sub>				-0.75	A
Forward Voltage <sup>1</sup>	V <sub>SD</sub>	I <sub>F</sub> = -2.5A, V <sub>GS</sub> = 0V			-1	V

<sup>1</sup>Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

<sup>2</sup>Independent of operating temperature.


# P7004EM

## P-Channel Logic Level Enhancement Mode MOSFET



# P7004EM

## P-Channel Logic Level Enhancement Mode MOSFET




# P7004EM

## P-Channel Logic Level Enhancement Mode MOSFET

### Package Dimension

### SOT-23 MECHANICAL DATA


Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A		1.05		H	0.1		0.2
B	2.4		3	I	0.3		0.6
C	1.4		1.73				
D	2.7		3.1				
E	1		1.31				
F	0		0.15				
G	0.3		0.5				




# P7004EM

## P-Channel Logic Level Enhancement Mode MOSFET

### A. Marking Information (此产品代码为：2J)



### B. Tape&Reel Information:3000pcs/Reel




**P7004EM**  
**P-Channel Logic Level Enhancement Mode MOSFET**

**C. Lot.No. & Date Code rule**


1.LOT.NO.

M N 15M21 03




2.Date Code

D Y M X XXX



3.Date Code (for Small package)

XX Y WW





# P7004EM

## P-Channel Logic Level Enhancement Mode MOSFET

### D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm
2	Font style	Times New Roman or Arial (或可区分英文"0"和数字"0", "G"和"Q"的字型即可)
3	Great Power	Height: 4 mm
4	Package	Height: 2 mm
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12
6	Device	Height: 3 mm (Max: 16 Digit)
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot
8	D/C	Height: 3 mm (Max: 7 Digit)
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed
10	Pb Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
11	Halogen Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
12	Scan info	Device / Lot / D/C / QTY , Insert " / " between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least