

# DATA SHEET

**87C654**

CMOS single-chip 8-bit microcontroller

Product specification

1996 Aug 16

IC20 Data Handbook

# CMOS single-chip 8-bit microcontroller

# 87C654

## DESCRIPTION


The 87C654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C654 has the same instruction set as the 80C51. Two versions of the derivative exist:

83C654—16k bytes mask programmable ROM

87C654—EPROM version

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C654 contains a non-volatile 16k × 8 EPROM, a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I<sup>2</sup>C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C654 can be expanded using standard TTL compatible memories and logic.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 0.75µs and 40% in 1.5µs. Multiply and divide instructions require 3µs.



## FEATURES

- 80C51 central processing unit
- 16k × 8 EPROM expandable externally to 64k bytes
- 256 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I<sup>2</sup>C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
  - Idle mode
  - Power-down mode
- Five package styles
- Extended temperature range
- OTP package available
- Two speed ranges
  - 16MHz
  - 20MHz


## PIN CONFIGURATIONS



# CMOS single-chip 8-bit microcontroller

# 87C654

## CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS




| Pin | Function              | Pin | Function           |
|-----|-----------------------|-----|--------------------|
| 1   | NC*                   | 23  | NC8                |
| 2   | P1.0                  | 24  | P2.0/A8            |
| 3   | P1.1                  | 25  | P2.1/A9            |
| 4   | P1.2                  | 26  | P2.2/A10           |
| 5   | P1.3                  | 27  | P2.3/A11           |
| 6   | P1.4                  | 28  | P2.4/A12           |
| 7   | P1.5                  | 29  | P2.5/A13           |
| 8   | P1.6/SCL              | 30  | P2.6/A14           |
| 9   | P1.7/SDA              | 31  | P2.7/A15           |
| 10  | RST                   | 32  | PSEN               |
| 11  | P3.0/RxD              | 33  | ALE/PROG           |
| 12  | NC8                   | 34  | NC8                |
| 13  | P3.1/TxD              | 35  | EA/V <sub>PP</sub> |
| 14  | P3.2/INT <sub>0</sub> | 36  | P0.7/AD7           |
| 15  | P3.3/INT <sub>1</sub> | 37  | P0.6/AD6           |
| 16  | P3.4/T0               | 38  | P0.5/AD5           |
| 17  | P3.5/T1               | 39  | P0.4/AD4           |
| 18  | P3.6/WR               | 40  | P0.3/AD3           |
| 19  | P3.7/RD               | 41  | P0.2/AD2           |
| 20  | XTAL2                 | 42  | P0.1/AD1           |
| 21  | XTAL1                 | 43  | P0.0/AD0           |
| 22  | V <sub>SS</sub>       | 44  | V <sub>CC</sub>    |

\* DO NOT CONNECT

SU00260

## PLASTIC QUAD FLAT PACK PIN FUNCTIONS




| Pin | Function              | Pin | Function           |
|-----|-----------------------|-----|--------------------|
| 1   | P1.5                  | 23  | P2.5/A13           |
| 2   | P1.6/SCL              | 24  | P2.6/A14           |
| 3   | P1.7/SDA              | 25  | P2.7/A15           |
| 4   | RST                   | 26  | PSEN               |
| 5   | P3.0/RxD              | 27  | ALE/PROG           |
| 6   | NC*                   | 28  | NC*                |
| 7   | P3.1/TxD              | 29  | EA/V <sub>PP</sub> |
| 8   | P3.2/INT <sub>0</sub> | 30  | P0.7/AD7           |
| 9   | P3.3/INT <sub>1</sub> | 31  | P0.6/AD6           |
| 10  | P3.4/T0               | 32  | P0.5/AD5           |
| 11  | P3.5/T1               | 33  | P0.4/AD4           |
| 12  | P3.6/WR               | 34  | P0.3/AD3           |
| 13  | P3.7/RD               | 35  | P0.2/AD2           |
| 14  | XTAL2                 | 36  | P0.1/AD1           |
| 15  | XTAL1                 | 37  | P0.0/AD0           |
| 16  | V <sub>SS</sub>       | 38  | V <sub>CC</sub>    |
| 17  | NC*                   | 39  | NC*                |
| 18  | P2.0/A8               | 40  | P1.0               |
| 19  | P2.1/A9               | 41  | P1.1               |
| 20  | P2.2/A10              | 42  | P1.2               |
| 21  | P2.3/A11              | 43  | P1.3               |
| 22  | P2.4/A12              | 44  | P1.4               |

\* DO NOT CONNECT

SU00261

## LOGIC SYMBOL



SU00262

## CMOS single-chip 8-bit microcontroller

87C654

## ORDERING INFORMATION

| PHILIPS PART ORDER NUMBER PART MARKING |                | PHILIPS NORTH AMERICA PART ORDER NUMBER |             | Drawing Number        | TEMPERATURE RANGE °C AND PACKAGE                | FREQ MHz |
|--|----------------|---|-------------|-----------------------|---|----------|
| ROMless                                | ROM            | ROMless                                 | ROM         |                       |   |          |
| P80C652FBP                             | P83C654FBP/xxx | S80C652FBPN                             | S83C654FBPN | SOT129-1              | 0 to +70, Plastic Dual In-line Package          | 16       |
|  |                |   |             |                       | 0 to +70, Ceramic Dual In-line Package w/Window | 16       |
| P80C652FBA                             | P83C654FBA/xxx | S80C652FBAA                             | S83C654FBAA | SOT187-2              | 0 to +70, Plastic Leaded Chip Carrier           | 16       |
|  |                |   |             |                       |   |          |
| P80C652FBB                             | P83C654FBB/xxx | S80C652FBBB                             | S83C654FBBB | SOT307-2 <sup>4</sup> | 0 to +70, Plastic Quad Flat Pack                | 16       |
| P80C652FFP                             | P83C654FFP/xxx | S80C652FFPN                             | S83C654FFPN | SOT129-1              | -40 to +85, Plastic Dual In-line Package        | 16       |
|  |                |   |             |                       |   |          |
| P80C652FFA                             | P83C654FFA/xxx | S80C652FFAA                             | S83C654FFAA | SOT187-2              | -40 to +85, Plastic Leaded Chip Carrier         | 16       |
| P80C652FFB                             | P83C654FFB/xxx | S80C652FFBB                             | S83C654FFBB | SOT307-2 <sup>4</sup> | -40 to +85, Plastic Quad Flat Pack              | 16       |
| P80C652FHP                             | P83C654FHP/xxx | S80C652FHPN                             | S83C654FHPN | SOT129-1              | -40 to +125, Plastic Dual In-line Package       | 16       |
| P80C652FHA                             | P83C654FHA/xxx | S80C652FHAA                             | S83C654FHAA | SOT187-2              | -40 to +125, Plastic Leaded Chip Carrier        | 16       |
| P80C652FHB                             | P83C654FHB/xxx | S80C652FHBB                             | S83C654FHBB | SOT307-2 <sup>4</sup> | -40 to +125, Plastic Quad Flat Pack             | 16       |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
|  |                |   |             |                       |   |          |
| P80C652IBP                             | P83C654IBP/xxx | S80C652IBPN                             | S83C654IBPN | SOT129-1              | 0 to +70, Plastic Dual In-line Package          | 24       |
| P80C652IBA                             | P83C654IBA/xxx | S80C652IBAA                             | S83C654IBAA | SOT187-2              | 0 to +70, Plastic Leaded Chip Carrier           | 24       |
| P80C652IBB                             | P83C654IBB/xxx | S80C652IBBB                             | S83C654IBBB | SOT307-2 <sup>4</sup> | 0 to +70, Plastic Quad Flat Pack                | 24       |
| P80C652IFP                             | P83C654IFP/xxx | S80C652IFPN                             | S83C654IFPN | SOT129-1              | -40 to +85, Plastic Dual In-line Package        | 24       |
| P80C652IFA                             | P83C654IFA/xxx | S80C652IFAA                             | S83C654IFAA | SOT187-2              | -40 to +85, Plastic Leaded Chip Carrier         | 24       |
| P80C652IFB                             | P83C654IFB/xxx | S80C652IFBB                             | S83C654IFBB | SOT307-2 <sup>4</sup> | -40 to +85, Plastic Quad Flat Pack              | 24       |

## NOTES:

- For full specification, see the 87C652 data sheet.
- 87C654 frequency range is 3.5MHz – 16MHz or 3.5MHz – 24MHz.
- xxx denotes the ROM code number.
- SOT311 replaced by SOT307-2.

# CMOS single-chip 8-bit microcontroller


# 87C654

| <b>EPROM</b> | <b>Drawing Number</b> | <b>TEMPERATURE RANGE °C AND PACKAGE</b>           | <b>FREQ MHz</b> |
|--------------|-----------------------|---|-----------------|
| S87C654-4N40 | SOT129-1              | 0 to +70, Plastic Dual In-line Package            | 16              |
| S87C654-4F40 | 0590B                 | 0 to +70, Ceramic Dual In-line Package w/Window   | 16              |
| S87C654-4A44 | SOT187-2              | 0 to +70, Plastic Leaded Chip Carrier             | 16              |
| S87C654-4K44 | 1472A                 | 0 to +70, Ceramic Leaded Chip Carrier w/Window    | 16              |
| S87C654-4B44 | SOT307-2              | 0 to +70, Plastic Quad Flat Pack                  | 16              |
| S87C654-5N40 | SOT129-1              | -40 to +85, Plastic Dual In-line Package          | 16              |
| S87C654-5F40 | 0590B                 | -40 to +85, Ceramic Dual In-line Package w/Window | 16              |
| S87C654-5A44 | SOT187-2              | -40 to +85, Plastic Leaded Chip Carrier           | 16              |
| S87C654-5B44 | SOT307-2              | -40 to +85, Plastic Quad Flat Pack                | 16              |
|              |                       |   |                 |
|              |                       |   |                 |
|              |                       |   |                 |
| S87C654-7N40 | SOT129-1              | 0 to +70, Plastic Dual In-line Package            | 20              |
| S87C654-7F40 | 0590B                 | 0 to +70, Ceramic Dual In-line Package w/Window   | 20              |
| S87C654-7A44 | SOT187-2              | 0 to +70, Plastic Leaded Chip Carrier             | 20              |
| S87C654-7K44 | 1472A                 | 0 to +70, Ceramic Leaded Chip Carrier w/Window    | 20              |
|              |                       |   |                 |
| S87C654-8N40 | SOT129-1              | -40 to +85, Plastic Dual In-line Package          | 20              |
| S87C654-8F40 | 0590B                 | -40 to +85, Ceramic Dual In-line Package w/Window | 20              |
| S87C654-8A44 | SOT187-2              | -40 to +85, Plastic Leaded Chip Carrier           | 20              |
|              |                       |   |                 |
|              |                       |   |                 |
|              |                       |   |                 |
|              |                       |   |                 |
|              |                       |   |                 |
|              |                       |   |                 |
|              |                       |   |                 |

# CMOS single-chip 8-bit microcontroller

# 87C654

## BLOCK DIAGRAM



SU00271

## CMOS single-chip 8-bit microcontroller

87C654

## PIN DESCRIPTIONS

| MNEMONIC                                | PIN NUMBER |              |               | TYPE | NAME AND FUNCTION  |
|---|------------|--------------|---------------|------|--|
|   | DIP        | LCC          | QFP           |      |  |
| V <sub>SS</sub>                         | 20         | 22           | 16            | I    | <b>Ground:</b> 0V reference.   |
| V <sub>CC</sub>                         | 40         | 44           | 38            | I    | <b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.  |
| P0.0–0.7                                | 39–32      | 43–36        | 37–30         | I/O  | <b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C654. External pull-ups are required during program verification.  |
| P1.0–P1.7                               | 1–8        | 2–9          | 40–44,<br>1–3 | I/O  | <b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:   |
| P1.6                                    | 7          | 8            | 2             | I/O  | <b>SCL:</b> I <sup>2</sup> C-bus serial port clock line.   |
| P1.7                                    | 8          | 9            | 3             | I/O  | <b>SDA:</b> I <sup>2</sup> C-bus serial port data line.  |
| P2.0–P2.7                               | 21–28      | 24–31        | 18–25         | I/O  | <b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. |
| P3.0–P3.7                               | 10–17      | 11,<br>13–19 | 5,<br>7–13    | I/O  | <b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:  |
|   | 10         | 11           | 5             | I    | <b>RxD (P3.0):</b> Serial input port   |
|   | 11         | 13           | 7             | O    | <b>TxD (P3.1):</b> Serial output port  |
|   | 12         | 14           | 8             | I    | <b>INT0 (P3.2):</b> External interrupt   |
|   | 13         | 15           | 9             | I    | <b>INT1 (P3.3):</b> External interrupt   |
|   | 14         | 16           | 10            | I    | <b>T0 (P3.4):</b> Timer 0 external input   |
|   | 15         | 17           | 11            | I    | <b>T1 (P3.5):</b> Timer 1 external input   |
|   | 16         | 18           | 12            | O    | <b>WR (P3.6):</b> External data memory write strobe  |
|   | 17         | 19           | 13            | O    | <b>RD (P3.7):</b> External data memory read strobe   |
| RST                                     | 9          | 10           | 4             | I    | <b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V <sub>SS</sub> permits a power-on reset using only an external capacitor to V <sub>CC</sub> .  |
| ALE/ $\overline{\text{PROG}}$           | 30         | 33           | 27            | I/O  | <b>Address Latch Enable/Program Pulse:</b> Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input ( $\overline{\text{PROG}}$ ) during EPROM programming.  |
| PSEN                                    | 29         | 32           | 26            | O    | <b>Program Store Enable:</b> The read strobe to external program memory. When the 87C654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.   |
| $\overline{\text{EA}}$ /V <sub>PP</sub> | 31         | 35           | 29            | I    | <b>External Access Enable/Programming Supply Voltage:</b> $\overline{\text{EA}}$ must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH. If $\overline{\text{EA}}$ is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.  |
| XTAL1                                   | 19         | 21           | 15            | I    | <b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.  |
| XTAL2                                   | 18         | 20           | 14            | O    | <b>Crystal 2:</b> Output from the inverting oscillator amplifier.  |

## NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V<sub>CC</sub> + 0.5V or V<sub>SS</sub> – 0.5V, respectively.

# CMOS single-chip 8-bit microcontroller

# 87C654

**Table 1. 8XC652/654 Special Function Registers**

| SYMBOL  | DESCRIPTION            | DIRECT ADDRESS | BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION |             |     |     |      |               |     |     | RESET VALUE |
|---------|------------------------|----------------|---|-------------|-----|-----|------|---------------|-----|-----|-------------|
|         |                        |                | MSB   |             |     |     | LSB  |               |     |     |             |
| ACC*    | Accumulator            | E0H            | E7  | E6          | E5  | E4  | E3   | E2            | E1  | E0  | 00H         |
| B*      | B register             | F0H            | F7  | F6          | F5  | F4  | F3   | F2            | F1  | F0  | 00H         |
| DPTR:   | Data pointer (2 bytes) |                |   |             |     |     |      |               |     |     |             |
| DPH     | Data pointer high      | 83H            |   |             |     |     |      |               |     |     | 00H         |
| DPL     | Data pointer low       | 82H            |   |             |     |     |      |               |     |     | 00H         |
|         |                        |                | AF  | AE          | AD  | AC  | AB   | AA            | A9  | A8  |             |
| IE*#    | Interrupt enable       | A8H            | EA  |             | ES1 | ES0 | ET1  | EX1           | ET0 | EX0 | 0x000000B   |
|         |                        |                | BF  | BE          | BD  | BC  | BB   | BA            | B9  | B8  |             |
| IP*#    | Interrupt priority     | B8H            | –   |             | PS1 | PS0 | PT1  | PX1           | PT0 | PX0 | xx000000B   |
|         |                        |                | 87  | 86          | 85  | 84  | 83   | 82            | 81  | 80  |             |
| P0*     | Port 0                 | 80H            | AD7   | AD6         | AD5 | AD4 | AD3  | AD2           | AD1 | AD0 | FFH         |
|         |                        |                | 97  | 96          | 95  | 94  | 93   | 92            | 91  | 90  |             |
| P1*#    | Port 1                 | 90H            | SDA   | SCL         |     |     |      |               |     |     | FFH         |
|         |                        |                | A7  | A6          | A5  | A4  | A3   | A2            | A1  | A0  |             |
| P2*     | Port 2                 | A0H            | A15   | A14         | A13 | A12 | A11  | A10           | A9  | A8  | FFH         |
|         |                        |                | B7  | B6          | B5  | B4  | B3   | B2            | B1  | B0  |             |
| P3*     | Port 3                 | B0H            | R $\bar{D}$                                       | WR          | T1  | T0  | INT1 | INT $\bar{0}$ | TXD | RXD | FFH         |
| PCON#   | Power control          | 87H            | SMOD  | –           | –   | –   | GF1  | GF0           | PD  | IDL | 0xxx0000B   |
|         |                        |                | 9F  | 9E          | 9D  | 9C  | 9B   | 9A            | 99  | 98  |             |
| S0CON*# | Serial 0 port control  | 98H            | SM0   | SM1         | SM2 | REN | TB8  | RB8           | TI  | RI  | 00H         |
| S0BUF#  | Serial 0 data buffer   | 99H            |   |             |     |     |      |               |     |     | xxxxxxxxB   |
|         |                        |                | D7  | D6          | D5  | D4  | D3   | D2            | D1  | D0  |             |
| PSW*    | Program status word    | D0H            | CY  | AC          | F0  | RS1 | RS0  | OV            | F1  | P   | 00H         |
| S1DAT#  | Serial 1 data          | DAH            |   |             |     |     |      |               |     |     | 00H         |
| SP      | Stack pointer          | 81H            |   |             |     |     |      |               |     |     | 07H         |
| S1ADR#  | Serial 1 address       | DBH            | SLAVE ADDRESS                                     |             |     |     |      |               |     |     | GC          |
|         |                        |                |   |             |     |     |      |               |     |     |             |
| S1STA#  | Serial 1 status        | D9H            | SC4   | SC3         | SC2 | SC1 | SC0  | 0             | 0   | 0   | F8H         |
|         |                        |                | DF  | DE          | DD  | DC  | DB   | DA            | D9  | D8  |             |
| S1CON*# | Serial 1 control       | D8H            | CR2   | ENS1        | STA | STO | SI   | AA            | CR1 | CR0 | 00000000B   |
|         |                        |                | 8F  | 8E          | 8D  | 8C  | 8B   | 8A            | 89  | 88  |             |
| TCON*   | Timer control          | 88H            | TF1   | TR1         | TF0 | TR0 | IE1  | IT1           | IE0 | IT0 | 00H         |
| TH1     | Timer high 1           | 8DH            |   |             |     |     |      |               |     |     | 00H         |
| TH0     | Timer high 0           | 8CH            |   |             |     |     |      |               |     |     | 00H         |
| TL1     | Timer low 1            | 8BH            |   |             |     |     |      |               |     |     | 00H         |
| TL0     | Timer low 0            | 8AH            |   |             |     |     |      |               |     |     | 00H         |
| TMOD    | Timer mode             | 89H            | GATE  | C $\bar{T}$ | M1  | M0  | GATE | C $\bar{T}$   | M1  | M0  | 00H         |

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.



# CMOS single-chip 8-bit microcontroller

87C654

## OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

### Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few

milliseconds) plus two machine cycles. At power-on, the voltage on  $V_{CC}$  and RST must come up at the same time for a proper start-up.

### Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

### Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke

power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 2 shows the state of the I/O ports during low current operating modes.

## I<sup>2</sup>C SERIAL COMMUNICATION—SIO1

The I<sup>2</sup>C serial port is identical to the I<sup>2</sup>C serial port on the 8XC552. The operation of this subsystem is described in detail in the 8XC552 section of this manual.

Note that in both the 8XC652/4 and the 8XC552 the I<sup>2</sup>C pins are alternate functions to port pins P1.6 and P1.7. Because of this, P1.6 and P1.7 on these parts do not have a pull-up structure as found on the 80C51. Therefore P1.6 and P1.7 have open drain outputs on the 8XC652/4.

**Table 2. External Pin Status During Idle and Power-Down Mode**

| MODE       | PROGRAM MEMORY | ALE | $\overline{PSEN}$ | PORT 0 | PORT 1 | PORT 2  | PORT 3 |
|------------|----------------|-----|-------------------|--------|--------|---------|--------|
| Idle       | Internal       | 1   | 1                 | Data   | Data   | Data    | Data   |
| Idle       | External       | 1   | 1                 | Float  | Data   | Address | Data   |
| Power-down | Internal       | 0   | 0                 | Data   | Data   | Data    | Data   |
| Power-down | External       | 0   | 0                 | Float  | Data   | Data    | Data   |

## Serial Control Register (S1CON) – See Table 3

### S1CON (D8H)

|     |      |     |     |    |    |     |     |
|-----|------|-----|-----|----|----|-----|-----|
| CR2 | ENS1 | STA | STO | SI | AA | CR1 | CR0 |
|-----|------|-----|-----|----|----|-----|-----|

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

**Table 3. Serial Clock Rates**

| CR2 | CR1 | CR0 | BIT FREQUENCY (kHz) AT $f_{osc}$ |                        |                         |                         | $f_{osc}$ DIVIDED BY   |
|-----|-----|-----|----------------------------------|------------------------|-------------------------|-------------------------|--|
|     |     |     | 6MHz                             | 12MHz                  | 16MHz                   | 20MHz                   |  |
| 0   | 0   | 0   | 23                               | 47                     | 62.5                    | 78                      | 256  |
| 0   | 0   | 1   | 27                               | 54                     | 71                      | 89 <sup>1</sup>         | 224  |
| 0   | 1   | 0   | 31.25                            | 62.5                   | 83.3                    | 104 <sup>1</sup>        | 192  |
| 0   | 1   | 1   | 37                               | 75                     | 100                     | 125 <sup>1</sup>        | 160  |
| 1   | 0   | 0   | 6.25                             | 12.5                   | 17                      | 21                      | 960  |
| 1   | 0   | 1   | 50                               | 100                    | 133 <sup>1</sup>        | 166 <sup>1</sup>        | 120  |
| 1   | 1   | 0   | 100                              | 200 <sup>1</sup>       | 267 <sup>1</sup>        | 334 <sup>1</sup>        | 60   |
| 1   | 1   | 1   | 0.25 < 62.5<br>0 to 255          | 0.5 < 62.5<br>0 to 254 | 0.65 < 55.6<br>0 to 253 | 0.81 < 69.4<br>0 to 253 | 96 × (256 – (reload value Timer 1))<br>(Reload value range: 0 – 254 in mode 2) |

### NOTES:

1. These frequencies exceed the upper limit of 100kHz of the I<sup>2</sup>C-bus specification and cannot be used in an I<sup>2</sup>C-bus application.

## CMOS single-chip 8-bit microcontroller

87C654

**ABSOLUTE MAXIMUM RATINGS<sup>1, 2, 3</sup>**

| PARAMETER  | RATING        | UNIT |
|--|---------------|------|
| Storage temperature range  | -65 to +150   | °C   |
| Voltage on $\bar{E}A/V_{PP}$ to $V_{SS}$   | -0.5 to + 13  | V    |
| Voltage on any other pin to $V_{SS}$   | -0.5 to + 6.5 | V    |
| Input, output current on any single pin  | ±5            | mA   |
| Power dissipation (based on package heat transfer limitations, not device power consumption) | 1             | W    |

**NOTES:**

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to  $V_{SS}$  unless otherwise noted.

**DEVICE SPECIFICATIONS**

| TYPE      | SUPPLY VOLTAGE (V) |      | FREQUENCY (MHz) |      | TEMPERATURE RANGE (°C) |
|-----------|--------------------|------|-----------------|------|------------------------|
|           | MIN.               | MAX. | MIN.            | MAX. |                        |
| S87C654-4 | 4.5                | 5.5  | 3.5             | 16   | 0 to +70               |
| S87C654-5 | 4.5                | 5.5  | 3.5             | 16   | -40 to +85             |
| S87C654-7 | 4.5                | 5.5  | 3.5             | 20   | 0 to +70               |
| S87C654-8 | 4.5                | 5.5  | 3.5             | 20   | -40 to +85             |

## CMOS single-chip 8-bit microcontroller

87C654

## DC ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V$ 

| SYMBOL    | PARAMETER   | PART TYPE                  | TEST CONDITIONS                              | LIMITS          |                  | UNIT               |
|-----------|---|----------------------------|--|-----------------|------------------|--------------------|
|           |   |                            |  | MIN.            | MAX.             |                    |
| $V_{IL}$  | Input low voltage, except $\overline{EA}$ , P1.6/SCL, P1.7/SDA  | 0 to +70°C<br>-40 to +85°C |  | -0.5            | $0.2V_{CC}-0.1$  | V                  |
|           |   |                            |  | -0.5            | $0.2V_{CC}-0.15$ | V                  |
| $V_{IL1}$ | Input low voltage to $\overline{EA}$  | 0 to +70°C<br>-40 to +85°C |  | -0.5            | $0.2V_{CC}-0.3$  | V                  |
|           |   |                            |  | -0.5            | $0.2V_{CC}-0.35$ | V                  |
| $V_{IL2}$ | Input low voltage to P1.6/SCL, P1.7/SDA <sup>1</sup>  |                            |  | -0.5            | $0.3V_{CC}$      | V                  |
| $V_{IH}$  | Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA   | 0 to +70°C<br>-40 to +85°C |  | $0.2V_{CC}+0.9$ | $V_{CC}+0.5$     | V                  |
|           |   |                            |  | $0.2V_{CC}+1.0$ | $V_{CC}+0.5$     | V                  |
| $V_{IH1}$ | Input high voltage, XTAL1, RST  | 0 to +70°C<br>-40 to +85°C |  | $0.7V_{CC}$     | $V_{CC}+0.5$     | V                  |
|           |   |                            |  | $0.7V_{CC}+0.1$ | $V_{CC}+0.5$     | V                  |
| $V_{IH2}$ | Input high voltage, P1.6/SCL, P1.7/SDA <sup>1</sup>   |                            |  | $0.7V_{CC}$     | 6.0              | V                  |
| $V_{OL}$  | Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA  |                            | $I_{OL} = 1.6mA^{2,3}$                       |                 | 0.45             | V                  |
| $V_{OL1}$ | Output low voltage, port 0, ALE, $\overline{PSEN}$  |                            | $I_{OL} = 3.2mA^{2,3}$                       |                 | 0.45             | V                  |
| $V_{OL2}$ | Output low voltage, P1.6/SCL, P1.7/SDA  |                            | $I_{OL} = 3.0mA$                             |                 | 0.4              | V                  |
| $V_{OH}$  | Output high voltage, ports 1, 2, 3  | 0 to +70°C<br>-40 to +85°C | $I_{OH} = -60\mu A$<br>$I_{OH} = -25\mu A$   | 2.4             |                  | V                  |
|           |   |                            |  | $0.75V_{CC}$    |                  | V                  |
| $V_{OH1}$ | Output high voltage; port 0 in external bus mode, ALE, $\overline{PSEN}$ , RST <sup>4</sup>   | 0 to +70°C<br>-40 to +85°C | $I_{OH} = -400\mu A$<br>$I_{OH} = -150\mu A$ | 2.4             |                  | V                  |
|           |   |                            |  | $0.75V_{CC}$    |                  | V                  |
| $I_{IL}$  | Logical 0 input current, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA  | 0 to +70°C<br>-40 to +85°C | $V_{IN} = 0.45V$                             |                 | -50<br>-75       | $\mu A$<br>$\mu A$ |
| $I_{TL}$  | Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA   | 0 to +70°C<br>-40 to +85°C | See note 5                                   |                 | -650<br>-750     | $\mu A$<br>$\mu A$ |
| $I_{L1}$  | Input leakage current, port 0   |                            | $0.45V < V_I < V_{CC}$                       |                 | $\pm 10$         | $\mu A$            |
| $I_{L2}$  | Input leakage current, P1.6/SCL, P1.7/SDA   |                            | $0V < V_I < 6.0V$<br>$0V < V_{CC} < 6.0V$    |                 | $\pm 10$         | $\mu A$<br>$\mu A$ |
| $I_{CC}$  | Power supply current:<br><br>Active mode @ 16MHz <sup>7</sup><br>Idle mode @ 16MHz <sup>8</sup><br>Power down mode <sup>9, 10</sup><br>Power down mode <sup>9, 10</sup> | 0 to +70°C<br>-40 to +85°C | See note 6<br>$V_{CC}=6.0V$                  |                 | 25               | mA                 |
|           |   |                            |  |                 | 6                | mA                 |
|           |   |                            |  |                 | 50               | $\mu A$            |
|           |   |                            |  |                 | 135              | $\mu A$            |
| $R_{RST}$ | Internal reset pull-down resistor   |                            |  | 50              | 150              | k $\Omega$         |
| $C_{IO}$  | Pin capacitance   |                            | Freq.=1MHz                                   |                 | 10               | pF                 |

NOTES: See Next Page.

## CMOS single-chip 8-bit microcontroller

87C654

**NOTES FOR DC ELECTRICAL CHARACTERISTICS:**

1. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I<sup>2</sup>C specification, so an input voltage below 0.3V<sub>CC</sub> will be recognized as a logic 0 while an input voltage above 0.7V<sub>CC</sub> will be recognized as a logic 1.
2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I<sub>OL</sub> can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
3. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> = 10mA per port pin; Maximum I<sub>OL</sub> = 26mA total for Port 0; Maximum I<sub>OL</sub> = 15mA total for Ports 1, 2, and 3; Maximum I<sub>OL</sub> = 71mA total for all output pins. If I<sub>OL</sub> exceeds the test conditions, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
4. Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and  $\overline{\text{PSEN}}$  to momentarily fall below the 0.9V<sub>CC</sub> specification when the address bits are stabilizing.
5. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.
6. See Figures 9 through 11 for I<sub>CC</sub> test conditions.
7. The operating supply current is measured with all output pins disconnected; XTAL1 driven with t<sub>r</sub> = t<sub>f</sub> = 10ns; V<sub>IL</sub> = V<sub>SS</sub> + 0.5V; V<sub>IH</sub> = V<sub>CC</sub> - 0.5V; XTAL2 not connected;  $\overline{\text{EA}}$  = RST = Port 0 = P1.6 = P1.7 = V<sub>CC</sub>; f<sub>CLK</sub> = 16MHz. See Figure 9.
8. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t<sub>r</sub> = t<sub>f</sub> = 10ns; V<sub>IL</sub> = V<sub>SS</sub> + 0.5V; V<sub>IH</sub> = V<sub>CC</sub> - 0.5V; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V<sub>CC</sub>;  $\overline{\text{EA}}$  = RST = V<sub>SS</sub>; f<sub>CLK</sub> = 16MHz. See Figure 10.
9. The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V<sub>CC</sub>;  $\overline{\text{EA}}$  = RST = V<sub>SS</sub>. See Figure 11.
10.  $2V \leq V_{PD} \leq V_{CCmax}$ .

## CMOS single-chip 8-bit microcontroller

87C654

AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup>

| SYMBOL                | FIGURE | PARAMETER  | 16MHz CLOCK |     | VARIABLE CLOCK   |                       | UNIT    |
|-----------------------|--------|--|-------------|-----|------------------|-----------------------|---------|
|                       |        |  | MIN         | MAX | MIN              | MAX                   |         |
| $1/t_{CLCL}$          | 2      | Oscillator frequency <b>Speed Versions</b><br>87C654<br>-4, -5 |             |     | 3.5              | 16                    | MHz     |
| $t_{LHLL}$            | 2      | ALE pulse width  | 85          |     | $2t_{CLCL}-40$   |                       | ns      |
| $t_{AVLL}$            | 2      | Address valid to ALE low                                       | 8           |     | $t_{CLCL}-55$    |                       | ns      |
| $t_{LLAX}$            | 2      | Address hold after ALE low                                     | 28          |     | $t_{CLCL}-35$    |                       | ns      |
| $t_{LLIV}$            | 2      | ALE low to valid instruction in                                |             | 150 |                  | $4t_{CLCL}-100$       | ns      |
| $t_{LLPL}$            | 2      | ALE low to $\overline{PSEN}$ low                               | 23          |     | $t_{CLCL}-40$    |                       | ns      |
| $t_{PLPH}$            | 2      | $\overline{PSEN}$ pulse width                                  | 143         |     | $3t_{CLCL}-45$   |                       | ns      |
| $t_{PLIV}$            | 2      | $\overline{PSEN}$ low to valid instruction in                  |             | 83  |                  | $3t_{CLCL}-105$       | ns      |
| $t_{PXIX}$            | 2      | Input instruction hold after $\overline{PSEN}$                 | 0           |     | 0                |                       | ns      |
| $t_{PXIZ}$            | 2      | Input instruction float after $\overline{PSEN}$                |             | 38  |                  | $t_{CLCL}-25$         | ns      |
| $t_{AVIV}$            | 2      | Address to valid instruction in                                |             | 208 |                  | $5t_{CLCL}-105$       | ns      |
| $t_{PLAZ}$            | 2      | $\overline{PSEN}$ low to address float                         |             | 10  |                  | 10                    | ns      |
| <b>Data Memory</b>    |        |  |             |     |                  |                       |         |
| $t_{AVLL}$            | 3, 4   | Address valid to ALE low                                       | 28          |     | $t_{CLCL}-35$    |                       | ns      |
| $t_{RLRH}$            | 3, 4   | $\overline{RD}$ pulse width                                    | 275         |     | $6t_{CLCL}-100$  |                       | ns      |
| $t_{WLWH}$            | 3, 4   | $\overline{WR}$ pulse width                                    | 275         |     | $6t_{CLCL}-100$  |                       | ns      |
| $t_{RLDV}$            | 3, 4   | $\overline{RD}$ low to valid data in                           |             | 148 |                  | $5t_{CLCL}-165$       | ns      |
| $t_{RHDX}$            | 3, 4   | Data hold after $\overline{RD}$                                | 0           |     | 0                |                       | ns      |
| $t_{RHDZ}$            | 3, 4   | Data float after $\overline{RD}$                               |             | 55  |                  | $2t_{CLCL}-70$        | ns      |
| $t_{LLDV}$            | 3, 4   | ALE low to valid data in                                       |             | 350 |                  | $8t_{CLCL}-150$       | ns      |
| $t_{AVDV}$            | 3, 4   | Address to valid data in                                       |             | 398 |                  | $9t_{CLCL}-165$       | ns      |
| $t_{LLWL}$            | 3, 4   | ALE low to $\overline{RD}$ or $\overline{WR}$ low              | 138         | 238 | $3t_{CLCL}-50$   | $3t_{CLCL}+50$        | ns      |
| $t_{AVWL}$            | 3, 4   | Address valid to $\overline{WR}$ low or $\overline{RD}$ low    | 120         |     | $4t_{CLCL}-130$  |                       | ns      |
| $t_{QVWX}$            | 3, 4   | Data valid to $\overline{WR}$ transition                       | 3           |     | $t_{CLCL}-60$    |                       | ns      |
| $t_{DW}$              | 3, 4   | Data setup time before $\overline{WR}$                         | 288         |     | $7t_{CLCL}-150$  |                       | ns      |
| $t_{WHQX}$            | 3, 4   | Data hold after $\overline{WR}$                                | 13          |     | $t_{CLCL}-50$    |                       | ns      |
| $t_{RLAZ}$            | 3, 4   | $\overline{RD}$ low to address float                           |             | 0   |                  | 0                     | ns      |
| $t_{WHLH}$            | 3, 4   | $\overline{RD}$ or $\overline{WR}$ high to ALE high            | 23          | 103 | $t_{CLCL}-40$    | $t_{CLCL}+40$         | ns      |
| <b>Shift Register</b> |        |  |             |     |                  |                       |         |
| $t_{XLXL}$            | 5      | Serial port clock cycle time <sup>3</sup>                      | 0.75        |     | $12t_{CLCL}$     |                       | $\mu$ s |
| $t_{QVXH}$            | 5      | Output data setup to clock rising edge <sup>3</sup>            | 492         |     | $10t_{CLCL}-133$ |                       | ns      |
| $t_{XHQX}$            | 5      | Output data hold after clock rising edge <sup>3</sup>          | 80          |     | $2t_{CLCL}-117$  |                       | ns      |
| $t_{XHDX}$            | 5      | Input data hold after clock rising edge <sup>3</sup>           | 0           |     | 0                |                       | ns      |
| $t_{XHDV}$            | 5      | Clock rising edge to input data valid <sup>3</sup>             |             | 492 |                  | $10t_{CLCL}-133$      | ns      |
| <b>External Clock</b> |        |  |             |     |                  |                       |         |
| $t_{CHCX}$            | 6      | High time <sup>3</sup>   | 20          |     | 20               | $t_{CLCL} - t_{LOW}$  | ns      |
| $t_{CLCX}$            | 6      | Low time <sup>3</sup>  | 20          |     | 20               | $t_{CLCL} - t_{HIGH}$ | ns      |
| $t_{CLCH}$            | 6      | Rise time <sup>3</sup>   |             | 20  |                  | 20                    | ns      |
| $t_{CHCL}$            | 6      | Fall time <sup>3</sup>   |             | 20  |                  | 20                    | ns      |

## NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and  $\overline{PSEN}$  = 100pF, load capacitance for all other outputs = 80pF.
- These values are characterized but not 100% production tested.

## CMOS single-chip 8-bit microcontroller

87C654

AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup>

| SYMBOL                | FIGURE | PARAMETER  | 20MHz CLOCK |     | VARIABLE CLOCK   |                       | UNIT    |
|-----------------------|--------|--|-------------|-----|------------------|-----------------------|---------|
|                       |        |  | MIN         | MAX | MIN              | MAX                   |         |
| $1/t_{CLCL}$          | 2      | Oscillator frequency: <b>Speed Versions 87C654</b><br>-7, -8 |             |     | 3.5              | 20                    | MHz     |
| $t_{LHLL}$            | 2      | ALE pulse width  | 60          |     | $2t_{CLCL}-40$   |                       | ns      |
| $t_{AVLL}$            | 2      | Address valid to ALE low                                     | 25          |     | $t_{CLCL}-25$    |                       | ns      |
| $t_{LLAX}$            | 2      | Address hold after ALE low                                   | 25          |     | $t_{CLCL}-25$    |                       | ns      |
| $t_{LLIV}$            | 2      | ALE low to valid instruction in                              |             | 135 |                  | $4t_{CLCL}-65$        | ns      |
| $t_{LLPL}$            | 2      | ALE low to $\overline{PSEN}$ low                             | 25          |     | $t_{CLCL}-25$    |                       | ns      |
| $t_{PLPH}$            | 2      | $\overline{PSEN}$ pulse width                                | 105         |     | $3t_{CLCL}-45$   |                       | ns      |
| $t_{PLIV}$            | 2      | $\overline{PSEN}$ low to valid instruction in                |             | 90  |                  | $3t_{CLCL}-60$        | ns      |
| $t_{PXIX}$            | 2      | Input instruction hold after $\overline{PSEN}$               | 0           |     | 0                |                       | ns      |
| $t_{PXIZ}$            | 2      | Input instruction float after $\overline{PSEN}$              |             | 25  |                  | $t_{CLCL}-25$         | ns      |
| $t_{AVIV}$            | 2      | Address to valid instruction in                              |             | 170 |                  | $5t_{CLCL}-80$        | ns      |
| $t_{PLAZ}$            | 2      | $\overline{PSEN}$ low to address float                       |             | 10  |                  | 10                    | ns      |
| <b>Data Memory</b>    |        |  |             |     |                  |                       |         |
| $t_{AVLL}$            | 3, 4   | Address valid to ALE low                                     | 25          |     | $t_{CLCL}-25$    |                       | ns      |
| $t_{RLRH}$            | 3, 4   | $\overline{RD}$ pulse width                                  | 200         |     | $6t_{CLCL}-100$  |                       | ns      |
| $t_{WLWH}$            | 3, 4   | $\overline{WR}$ pulse width                                  | 200         |     | $6t_{CLCL}-100$  |                       | ns      |
| $t_{RLDV}$            | 3, 4   | $\overline{RD}$ low to valid data in                         |             | 160 |                  | $5t_{CLCL}-90$        | ns      |
| $t_{RHDX}$            | 3, 4   | Data hold after $\overline{RD}$                              | 0           |     | 0                |                       | ns      |
| $t_{RHDZ}$            | 3, 4   | Data float after $\overline{RD}$                             |             | 72  |                  | $2t_{CLCL}-28$        | ns      |
| $t_{LLDV}$            | 3, 4   | ALE low to valid data in                                     |             | 250 |                  | $8t_{CLCL}-150$       | ns      |
| $t_{AVDV}$            | 3, 4   | Address to valid data in                                     |             | 285 |                  | $9t_{CLCL}-165$       | ns      |
| $t_{LLWL}$            | 3, 4   | ALE low to $\overline{RD}$ or $\overline{WR}$ low            | 100         | 200 | $3t_{CLCL}-50$   | $3t_{CLCL}+50$        | ns      |
| $t_{AVWL}$            | 3, 4   | Address valid to $\overline{WR}$ low or $\overline{RD}$ low  | 125         |     | $4t_{CLCL}-75$   |                       | ns      |
| $t_{QVWX}$            | 3, 4   | Data valid to $\overline{WR}$ transition                     | 20          |     | $t_{CLCL}-30$    |                       | ns      |
| $t_{DW}$              | 3, 4   | Data setup time before $\overline{WR}$                       | 220         |     | $7t_{CLCL}-130$  |                       | ns      |
| $t_{WHQX}$            | 3, 4   | Data hold after $\overline{WR}$                              | 25          |     | $t_{CLCL}-25$    |                       | ns      |
| $t_{RLAZ}$            | 3, 4   | $\overline{RD}$ low to address float                         |             | 0   |                  | 0                     | ns      |
| $t_{WHLH}$            | 3, 4   | $\overline{RD}$ or $\overline{WR}$ high to ALE high          | 25          | 75  | $t_{CLCL}-25$    | $t_{CLCL}+25$         | ns      |
| <b>Shift Register</b> |        |  |             |     |                  |                       |         |
| $t_{XLXL}$            | 5      | Serial port clock cycle time <sup>3</sup>                    | 0.6         |     | $12t_{CLCL}$     |                       | $\mu$ s |
| $t_{QVXH}$            | 5      | Output data setup to clock rising edge <sup>3</sup>          | 367         |     | $10t_{CLCL}-133$ |                       | ns      |
| $t_{XHQX}$            | 5      | Output data hold after clock rising edge <sup>3</sup>        | 40          |     | $2t_{CLCL}-60$   |                       | ns      |
| $t_{XHDX}$            | 5      | Input data hold after clock rising edge <sup>3</sup>         | 0           |     | 0                |                       | ns      |
| $t_{XHDX}$            | 5      | Clock rising edge to input data valid <sup>3</sup>           |             | 367 |                  | $10t_{CLCL}-133$      | ns      |
| <b>External Clock</b> |        |  |             |     |                  |                       |         |
| $t_{CHCX}$            | 6      | High time <sup>3</sup>                                       | 17          |     | 17               | $t_{CLCL} - t_{LOW}$  | ns      |
| $t_{CLCX}$            | 6      | Low time <sup>3</sup>  | 17          |     | 17               | $t_{CLCL} - t_{HIGH}$ | ns      |
| $t_{CLCH}$            | 6      | Rise time <sup>3</sup>                                       |             | 20  |                  | 20                    | ns      |
| $t_{CHCL}$            | 6      | Fall time <sup>3</sup>                                       |             | 20  |                  | 20                    | ns      |

## NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and  $\overline{PSEN}$  = 100pF, load capacitance for all other outputs = 80pF.
- These values are characterized but not 100% production tested.

# CMOS single-chip 8-bit microcontroller

87C654


## AC ELECTRICAL CHARACTERISTICS – I<sup>2</sup>C INTERFACE

| SYMBOL                            | PARAMETER                                 | INPUT                  | OUTPUT                                   |
|-----------------------------------|---|------------------------|--|
| <b>SCL TIMING CHARACTERISTICS</b> |   |                        |  |
| t <sub>HD; STA</sub>              | START condition hold time                 | ≥ 14 t <sub>CLCL</sub> | > 4.0μs <sup>1</sup>                     |
| t <sub>LOW</sub>                  | SCL LOW time                              | ≥ 16 t <sub>CLCL</sub> | > 4.7μs <sup>1</sup>                     |
| t <sub>HIGH</sub>                 | SCL HIGH time                             | ≥ 14 t <sub>CLCL</sub> | > 4.0μs <sup>1</sup>                     |
| t <sub>RC</sub>                   | SCL rise time                             | ≤ 1μs                  | – <sup>2</sup>                           |
| t <sub>FC</sub>                   | SCL fall time                             | ≤ 0.3μs                | < 0.3μs <sup>3</sup>                     |
| <b>SDA TIMING CHARACTERISTICS</b> |   |                        |  |
| t <sub>SU; DAT1</sub>             | Data set-up time                          | ≥ 250ns                | > 20 t <sub>CLCL</sub> – t <sub>RD</sub> |
| t <sub>SU; DAT2</sub>             | SDA set-up time (before rep. START cond.) | ≥ 250ns                | > 1μs <sup>1</sup>                       |
| t <sub>SU; DAT3</sub>             | SDA set-up time (before STOP cond.)       | ≥ 250ns                | > 8 t <sub>CLCL</sub>                    |
| t <sub>HD; DAT</sub>              | Data hold time                            | ≥ 0ns                  | > 8 t <sub>CLCL</sub> – t <sub>FC</sub>  |
| t <sub>SU; STA</sub>              | Repeated START set-up time                | ≥ 14 t <sub>CLCL</sub> | > 4.7μs <sup>1</sup>                     |
| t <sub>SU; STO</sub>              | STOP condition set-up time                | ≥ 14 t <sub>CLCL</sub> | > 4.0μs <sup>1</sup>                     |
| t <sub>BUF</sub>                  | Bus free time                             | ≥ 14 t <sub>CLCL</sub> | > 4.7μs <sup>1</sup>                     |
| t <sub>RD</sub>                   | SDA rise time                             | ≤ 1μs                  | – <sup>2</sup>                           |
| t <sub>FD</sub>                   | SDA fall time                             | ≤ 0.3μs                | < 0.3μs <sup>3</sup>                     |

**NOTES:**

- At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
- Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1μs.
- Spikes on the SDA and SCL lines with a duration of less than 3 t<sub>CLCL</sub> will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.
- t<sub>CLCL</sub> = 1/f<sub>OSC</sub> = one oscillator clock period at pin XTAL1. For 62ns < t<sub>CLCL</sub> < 285ns (16MHz) > f<sub>OSC</sub> > 3.5MHz the SI01 interface meets the I<sup>2</sup>C-bus specification for bit-rates up to 100 kbit/s.

## TIMING SIO1 (I<sup>2</sup>C) INTERFACE



# CMOS single-chip 8-bit microcontroller


87C654

## EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:  
 A – Address  
 C – Clock  
 D – Input data  
 H – Logic level high  
 I – Instruction (program memory contents)  
 L – Logic level low, or ALE  
 P –  $\overline{\text{PSEN}}$


Q – Output data  
 R –  $\overline{\text{RD}}$  signal  
 t – Time  
 V – Valid  
 W –  $\overline{\text{WR}}$  signal  
 X – No longer a valid logic level  
 Z – Float

**Examples:**  $t_{\text{AVLL}}$  = Time for address valid to ALE low.  
 $t_{\text{LLPL}}$  = Time for ALE low to  $\overline{\text{PSEN}}$  low.



SU00006

Figure 1. External Program Memory Read Cycle



SU00177

Figure 2. External Data Memory Read Cycle



# CMOS single-chip 8-bit microcontroller

## 87C654




Figure 3. External Data Memory Write Cycle




Figure 4. Shift Register Mode Timing






Figure 5. External Clock Drive

# CMOS single-chip 8-bit microcontroller


# 87C654



**Figure 6. AC Testing Input/Output**



**Figure 7. Float Waveform**




**Figure 8.  $I_{CC}$  Test Condition, Active Mode**  
All other pins are disconnected

**NOTE:**


\* Ports 1.6 and 1.7 should be connected to  $V_{CC}$  through resistors of sufficiently high value such that the sink current into these pins does not exceed the  $I_{OL1}$  specification.

# CMOS single-chip 8-bit microcontroller


## 87C654



**Figure 9.  $I_{CC}$  Test Condition, Idle Mode**  
All other pins are disconnected



**Figure 10. Clock Signal Waveform for  $I_{CC}$  Tests in Active and Idle Modes**  
 $t_{CLCH} = t_{CHCL} = 10\text{ns}$



**Figure 11.  $I_{CC}$  Test Condition, Power Down Mode**  
All other pins are disconnected.  $V_{CC} = 2\text{V to } 5.5\text{V}$

**NOTE:**

\* Ports 1.6 and 1.7 should be connected to  $V_{CC}$  through resistors of sufficiently high value such that the sink current into these pins does not exceed the  $I_{OL1}$  specification.

# CMOS single-chip 8-bit microcontroller

# 87C654

## EPROM CHARACTERISTICS

The 87C654 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C654 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C654 manufactured by Philips Components.

Table 4 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 12 and 13. Figure 14 shows the circuit configuration for normal program memory verification.

## Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 12. Note that the 87C654 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 4 are held at the 'Program Code Data' levels indicated in Table 4. The ALE/PROG is pulsed low 25 times as shown in Figure 13.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the  $\bar{E}A/V_{PP}$  pin must not be allowed to go above the maximum specified V<sub>PP</sub> level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V<sub>PP</sub> source should be well regulated and free of glitches and overshoot.

## Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 14. The other pins are held at the 'Verify Code Data' levels indicated in Table 4. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

## Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

- (030H) = 15H indicates manufactured by Philips
- (031H) = 99H indicates 87C654

## Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 4, and which satisfies the timing specifications, is suitable.

## Erase Characteristics

Erase of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. **For this and secondary effects, it is recommended that an opaque label be placed over the window.** For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000μW/cm<sup>2</sup> rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

**Table 4. EPROM Programming Modes**

| MODE                 | RST | PSEN | ALE/PROG | EA/V <sub>PP</sub> | P2.7 | P2.6 | P3.7 | P3.6 |
|----------------------|-----|------|----------|--------------------|------|------|------|------|
| Read signature       | 1   | 0    | 1        | 1                  | 0    | 0    | 0    | 0    |
| Program code data    | 1   | 0    | 0*       | V <sub>PP</sub>    | 1    | 0    | 1    | 1    |
| Verify code data     | 1   | 0    | 1        | 1                  | 0    | 0    | 1    | 1    |
| Pgm encryption table | 1   | 0    | 0*       | V <sub>PP</sub>    | 1    | 0    | 1    | 0    |
| Pgm lock bit 1       | 1   | 0    | 0*       | V <sub>PP</sub>    | 1    | 1    | 1    | 1    |
| Pgm lock bit 2       | 1   | 0    | 0*       | V <sub>PP</sub>    | 1    | 1    | 0    | 0    |

## NOTES:

1. '0' = Valid low for that pin, '1' = valid high for that pin.
  2. V<sub>PP</sub> = 12.75V ±0.25V.
  3. V<sub>CC</sub> = 5V±10% during programming and verification.
- \* ALE/PROG receives 25 programming pulses while V<sub>PP</sub> is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

™Trademark phrase of Intel Corporation.

CMOS single-chip 8-bit microcontroller

87C654




Figure 12. Programming Configuration




Figure 13. PROG Waveform




Figure 14. Program Verification


# CMOS single-chip 8-bit microcontroller

# 87C654

## EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

$T_{amb} = 21^{\circ}\text{C}$  to  $+27^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$  (See Figure 15)

| SYMBOL       | PARAMETER   | MIN          | MAX          | UNIT          |
|--------------|---|--------------|--------------|---------------|
| $V_{PP}$     | Programming supply voltage                                    | 12.5         | 13.0         | V             |
| $I_{PP}$     | Programming supply current                                    |              | 50           | mA            |
| $1/t_{CLCL}$ | Oscillator frequency  | 4            | 6            | MHz           |
| $t_{AVGL}$   | Address setup to $\overline{\text{PROG}}$ low                 | $48t_{CLCL}$ |              |               |
| $t_{GHAX}$   | Address hold after $\overline{\text{PROG}}$                   | $48t_{CLCL}$ |              |               |
| $t_{DVGL}$   | Data setup to $\overline{\text{PROG}}$ low                    | $48t_{CLCL}$ |              |               |
| $t_{GHDX}$   | Data hold after $\overline{\text{PROG}}$                      | $48t_{CLCL}$ |              |               |
| $t_{EHS}$    | P2.7 (ENABLE) high to $V_{PP}$                                | $48t_{CLCL}$ |              |               |
| $t_{SHGL}$   | $V_{PP}$ setup to $\overline{\text{PROG}}$ low                | 10           |              | $\mu\text{s}$ |
| $t_{GHSL}$   | $V_{PP}$ hold after $\overline{\text{PROG}}$                  | 10           |              | $\mu\text{s}$ |
| $t_{GLGH}$   | $\overline{\text{PROG}}$ width                                | 90           | 110          | $\mu\text{s}$ |
| $t_{AVQV}$   | Address to data valid   |              | $48t_{CLCL}$ |               |
| $t_{ELQZ}$   | ENABLE low to data valid                                      |              | $48t_{CLCL}$ |               |
| $t_{EHQZ}$   | Data float after ENABLE                                       | 0            | $48t_{CLCL}$ |               |
| $t_{GHGL}$   | $\overline{\text{PROG}}$ high to $\overline{\text{PROG}}$ low | 10           |              | $\mu\text{s}$ |



\* FOR PROGRAMMING VERIFICATION SEE FIGURE 12.  
FOR VERIFICATION CONDITIONS SEE FIGURE 14.

Figure 15. EPROM Programming and Verification




Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

# CMOS single-chip 8-bit microcontroller

# 87C654

DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1



**DIMENSIONS** (inch dimensions are derived from the original mm dimensions)

| UNIT   | A <sub>max.</sub> | A <sub>1 min.</sub> | A <sub>2 max.</sub> | b              | b <sub>1</sub> | c              | D <sup>(1)</sup> | E <sup>(1)</sup> | w    | z <sub>1</sub> | L            | M <sub>2</sub> | M <sub>H</sub> | w     | Z <sup>(1)</sup> max. |
|--------|-------------------|---------------------|---------------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|----------------|----------------|-------|-----------------------|
| mm     | 4.7               | 0.51                | 4.0                 | 1.70<br>1.14   | 0.50<br>0.38   | 0.38<br>0.25   | 52.51<br>31.50   | 14.1<br>13.7     | 2.34 | 15.24          | 3.00<br>3.03 | 15.00<br>15.74 | 17.42<br>15.90 | 0.254 | 2.25                  |
| inches | 0.13              | 0.020               | 0.16                | 0.067<br>0.045 | 0.021<br>0.015 | 0.014<br>0.009 | 2.067<br>2.429   | 0.50<br>0.54     | 0.10 | 0.60           | 0.14<br>0.12 | 0.62<br>0.60   | 0.69<br>0.63   | 0.01  | 0.089                 |

**Note**

1 Plastic or metal protrusions of 0.25 mm maximum per side are not included.


| OUTLINE VERSION | REFERENCES |          |      | EUROPEAN PROJECTION | ISSUE DATE           |
|-----------------|------------|----------|------|---------------------|----------------------|
|                 | IEC        | JEDEC    | EIAJ |                     |                      |
| SOT129-1        | 951G38     | MO-015AJ |      |                     | 92-11-34<br>95-01-14 |

# CMOS single-chip 8-bit microcontroller

# 87C654

**PLCC44: plastic leaded chip carrier; 44 leads**

**SOT187-2**



**DIMENSIONS** (millimetre dimensions are derived from the original inch dimensions)

| UNIT   | A              | A <sub>1</sub><br>min. | A <sub>3</sub> | A <sub>4</sub><br>max. | b <sub>p</sub> | b <sub>1</sub> | D <sup>(1)</sup> | E <sup>(1)</sup> | e              | e <sub>D</sub> | e <sub>E</sub> | H <sub>D</sub> | H <sub>E</sub> | k     | k <sub>1</sub><br>max. | L <sub>p</sub> | v     | w     | y     | Z <sub>D</sub> <sup>(1)</sup><br>max. | Z <sub>E</sub> <sup>(1)</sup><br>max. | Δ      |
|--------|----------------|------------------------|----------------|------------------------|----------------|----------------|------------------|------------------|----------------|----------------|----------------|----------------|----------------|-------|------------------------|----------------|-------|-------|-------|---------------------------------------|---------------------------------------|--------|
| mm     | 4.57<br>4.19   | 0.51                   | 0.25<br>1.05   | 0.30<br>0.30           | 0.61<br>0.66   | 16.56<br>16.51 | 16.65<br>16.51   | 1.27             | 16.00<br>14.35 | 16.00<br>14.93 | 17.65<br>17.40 | 17.65<br>17.40 | 1.27           | 0.51  | 1.44<br>1.02           | 0.16<br>0.18   | 0.10  | 2.16  | 2.16  | 0.16                                  | 0.16                                  | ±0.1   |
| inches | 0.180<br>0.165 | 0.020                  | 0.010<br>0.12  | 0.012<br>0.012         | 0.024<br>0.026 | 0.650<br>0.650 | 0.650<br>0.650   | 0.050            | 0.630<br>0.560 | 0.630<br>0.590 | 0.690<br>0.680 | 0.690<br>0.680 | 0.050          | 0.020 | 0.057<br>0.040         | 0.007<br>0.007 | 0.004 | 0.085 | 0.085 | 0.006                                 | 0.006                                 | ±0.004 |

**Note**

1 Plastic or metal protrusions of 0.01 inches maximum per side are not included

| OUTLINE<br>VERSION | REFERENCES |          |      | EUROPEAN<br>PROJECTION | ISSUE DATE           |
|--------------------|------------|----------|------|------------------------|----------------------|
|                    | IEC        | JEDEC    | EMAJ |                        |                      |
| SOT187-2           | 132E10     | MC-047AC |      |                        | 92-11-17<br>95-02-25 |




# CMOS single-chip 8-bit microcontroller

# 87C654

**QFP44:** plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm

**SOT307-2**



**DIMENSIONS** (mm are the original dimensions)

| UNIT | A max | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | b <sub>p</sub> | c            | D <sup>(1)</sup> | E <sup>(1)</sup> | e   | H <sub>D</sub> | H <sub>E</sub> | L   | L <sub>p</sub> | Q            | v    | w    | y   | Z <sub>0</sub> <sup>(1)</sup> | Z <sub>E</sub> <sup>(1)</sup> | α         |
|------|-------|----------------|----------------|----------------|----------------|--------------|------------------|------------------|-----|----------------|----------------|-----|----------------|--------------|------|------|-----|-------------------------------|-------------------------------|-----------|
| mm   | 2.10  | 0.25<br>0.05   | 1.00<br>1.65   | 0.25           | 0.40<br>0.20   | 0.25<br>0.14 | 10.1<br>9.9      | 10.1<br>9.9      | 0.8 | 12.9<br>12.5   | 12.9<br>12.0   | 1.0 | 0.95<br>0.55   | 0.05<br>0.75 | 0.15 | 0.13 | 0.1 | 1.2<br>1.9                    | 1.2<br>0.9                    | 15°<br>0° |

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included

| OUTLINE VERSION | REFERENCES |       |      | EUROPEAN PROJECTION | ISSUE DATE           |
|-----------------|------------|-------|------|---------------------|----------------------|
|                 | IEC        | JEDEC | EIAJ |                     |                      |
| SOT307-2        |            |       |      |                     | 92-11-17<br>35-00-04 |


# CMOS single-chip 8-bit microcontroller

## 87C654

### 0590B 40-PIN (600 mils wide) CERAMIC DUAL IN-LINE (F) PACKAGE (WITH WINDOW (FA) PACKAGE)

**NOTES:**

1. Controlling dimension: Inches. Millimeters are shown in parentheses.
2. Dimension and tolerancing per ANSI Y14.5M-1982.
3. "T", "D", and "E" are reference datums on the body and include allowance for glass overrun and meniscus on the seal line, and lid to base mismatch.
4. These dimensions measured with the leads constrained to be perpendicular to plane T.
5. Pin numbers start with Pin #1 and continue counterclockwise to Pin #40 when viewed from the top.
6. Denotes window location for EPROM products.



853-0590B 06688





# CMOS single-chip 8-bit microcontroller

# 87C654

## 1472A 44-PIN CERQUAD J-BEND (K) PACKAGE

**NOTES:**

1. All dimensions and tolerances to conform to ANSI Y14.5-1982.
2. UV window is optional.
3. Dimensions do not include glass protrusion. Glass protrusion to be 0.005 inches maximum on each side.
4. Controlling dimension millimeters.
5. All dimensions and tolerances include lead trim offset and lead plating finish.
6. Backside solder relief is optional and dimensions are for reference only.



853-1472A 05854

## CMOS single-chip 8-bit microcontroller

87C654

## DEFINITIONS

| Data Sheet Identification        | Product Status                | Definition   |
|----------------------------------|-------------------------------|--|
| <i>Objective Specification</i>   | <b>Formative or in Design</b> | This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.   |
| <i>Preliminary Specification</i> | <b>Preproduction Product</b>  | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| <i>Product Specification</i>     | <b>Full Production</b>        | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.  |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

**Philips Semiconductors**  
**811 East Arques Avenue**  
**P.O. Box 3409**  
**Sunnyvale, California 94088-3409**  
**Telephone 800-234-7381**

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.  
 © Copyright Philips Electronics North America Corporation 1996  
 All rights reserved. Printed in U.S.A.

*Let's make things better.*