

SDRAM MODULE

8M, 16M x 64 DIMM

Features:

- PC-100 and PC133 Compatible
- JEDEC Standard 168-pin, dual in-line memory Module (DIMM)
- TSOP components.
- Single 3.3v <u>+</u>.3v power supply.
- Nonbuffered fully synchronous; all signals measured on positive edge of system clock.
- Internal pipelined operation; column address can be changed every clock cycle.
- Quad internal banks for hiding row access/precharge.
- 64ms 4096 cycle refresh.
- All inputs, outputs, clocks LVTTL compatible.

Options:

Part Number:

6 - 8Mx12 SDRAM TSOP 12 - 8Mx12 SDRAM TSOP P8M646YLG-XX P16M6412YLG-XX

KEY DIMM MODULE TIMING PARAMETERS

Module Marking	Component Marking	Clock Frequency	CAS Latency
-100CL3	-8A	100MHz	3
-133CL3	-75A	133MHz	3

GENERAL DESCRIPTION

The P8M646YLG, P16M6412YLG, are high performance dynamic random-access 64MB and 128MB modules respectively. These modules are organized in a x64 configuration, and utilize quad bank architecture with a synchronous interface. All signals are registered on the positive edge of the clock signals CK0 through CK3. Read and write accesses to the SDRAM are burst oriented; accesses start at a location and continue for a programmed number of locations in a sequence. Accesses begin with an ACTIVE command, which is followed by a READ or WRITE command.

ABSOLUTE MAXIMUM RATINGS:

Voltage on Vcc Supply relative to Vss	1 to +4.6V
Operating Temperature T _A (Ambient)	25 ° to +70 °C
Storage Temperature	55 to +125 °
Power Dissipation	8 W
Short Circuit Output Current	50 mA

PIN ASSIGNMENT (Front View) 168-Pin DIMM

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	DU	86	DQ32	128	CKEO
3	DQ1	45	S2#	87	DQ33	129	S3#*
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	Vcc	48	DU	90	Vcc	132	RFU
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	NC	94	DQ39	136	NC
11	DQ8	53	NC	95	DQ40	137	NC
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	Vcc	101	DQ45	143	Vcc
18	Vcc	60	DQ20	102	Vcc	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	NC	63	CKE1*	105	NC	147	NC
22	NC	64	Vss	106	NC	148	Vss
23	Vss	65	DQ21	107	Vss	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	Vcc	68	Vss	110	Vcc	152	Vss
27	WE#	69	DQ24	111	CAS#	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	S0#	72	DQ27	114	S1#*	156	DQ59
31	DU	73	Vcc	115	RAS#	157	Vcc
32	Vss	74	DQ28	116	Vss	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	CK2	121	A9	163	CK3
38	A10	80	NC	122	BA0	164	NC
39	BA1	81	WP	123	A11	165	SA0
40	Vcc	82	SDA	124	Vcc	166	SA1
41	Vcc	83	SCL	125	CK1	167	SA2
42	CK0	84	Vcc	126	RFU	168	Vcc

^{*128}Mb version only

Stresses beyond these may cause permanent damage to the device. This is a stress rating only and functional operation of the device at or beyond these conditions is not implied. Exposure to these conditions for extended periods may affect reliability.



CAPACITANCE: (This parameter is sampled. VCC = $+3.3V \pm 0.3V$; f = 1 MHz)

Parameter	Symbol	N	/lax	Units
		64MB	128MB	
Input Capacitance: A0 - A11, BAO, BA1, RAS#, CAS#, WE#, CKE0,CKE1	C _{I1}	25	50	pF
Input Capacitance: CK0-CK3	C _{l2}	25	25	pF
Input Capacitance: S0#- S3#	C _{I3}	12	12	pF
Input Capacitance: DQMB0#, DQMB7#	C _{I4}	6	10	pF
Input Capacitance: SCL, SA0-SA2, SDA	C ₁₀₁	10	10	pF
Input/Output Capacitance: DQ0-DQ63	C _{IO2}	8	14	pF

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS:

Parameter	Symbol	Min	Max	Units
Supply Voltage	Vcc/Vccq	3.0	3.6	V
Input High (Logic 1) Voltage, All inputs	V_{IH}	2.0	Vcc + .3	V
Input Low (Logic 0) Voltage, All inputs	V _{IL}	-0.3	0.8	V
Input Leakage Current Any input = 0V ≤ VIN ≤ Vcc	I _I	-10	10	uA
All other pins not under test = 0V	I_2	-20	20	uA
	I_3	-30	30	uA
Output Leakage Current DQs are disabled; 0V ≤ VOUT ≤ VccQ	I _{OZ}	-10	10	uA
Output High Voltage (I _{OUT} = -4 mA)	V _{OH}	2.4		V
Output Low Voltage (I _{OUT} = 4 mA)	V_{OL}		0.4	V

ICC OPERATING CONDITIONS AND MAXIMUM LIMITS: $Vcc = 3.3V \pm 10\%V$, Temp. = 25° to 70 $^{\circ}C$

Supply Current		Symbol	SIZE	-75A	-8A	Units	Notes
OPERATING CURRENT: ACTIVE mode, burst	CL= 2	lcc1	64MB	N/A	N/A	mA	
= 2, READ or WRITE, tRC = tRC (MIN), one			128MB	N/A	N/A		
bank active,	CL = 3	Icc1	64MB	990	840	mΑ	1, 2, 3
			128MB	1980	1680		
STANDBY CURRENT: POWER-DOWN mode,	CKL = LOW	lcc2	64MB	12	12	mA	
CKE = LOW, no accesses in progress			128MB	24	24		
STANDBY CURRENT: Active Mode		lcc3	64MB	300	240	mA	3, 4
CS# = HIGH, CKE = HIGH, all banks active after	tRCD met, no		128MB	600	480		
accesses in progress.							
OPERATING CURRENT: BURST Mode;	CL= 2	Icc4	64MB	N/A	N/A	mΑ	1, 2, 3
Continuous burst; READ or WRITE; all banks			128MB	N/A	N/A		
active	CL = 3	Icc4	64MB	900	840	mΑ	1, 2, 3
			128MB	1800	1680		
AUTO REFRESH CURRENT tRC = tRC (MIN)		Icc6	64MB	1860	1620	mΑ	1, 2, 3
			128MB	3720	3240		

NOTES:

- 1. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 2. The lcc current will decrease as the CAS latency is reduced. This is because maximum cycle rate is slower as CAS latency is reduced.
- 3. Address transitions average one transition every 30ns.
- 4. Other input signals are allowed to transition no more than once in any 30ns period.

2 SpecTek reserves the right to change products or specifications without notice. @1999 SpecTek

Rev: 5/17/01

P8M646YLG, P16M6412YLG



AC ELECTRICAL CHARACTERISTICS: Vcc = 3.3V ± 10%V, Temp. = 25° to 70°C (CL = CAS Latency)

AC CHARACTERISTICS		75A -8A					
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CLK (positive edge) CL = 3	tAC		5.4		6	ns	
Address hold time	tAH	.8		1		ns	
Address setup time	tAS	1.5		2		ns	
CLK high level width	tCH	2.5		3		ns	
CLK low level width	tCL	2.5		3		ns	
Clock cycle time CL = 3	tCK	7.5		8		ns	
CKE hold time	tCKH	.8		1		ns	
CKE setup time	tCKS	1.5		2		ns	
CS#, RAS#, CAS#, WE#, DQM hold time	tCMH	.8		1		ns	
CS#, RAS#, CAS#, WE#, DQM setup time	tCMS	1.5		2		ns	
Data-in hold time	tDH	.8		1		ns	
Data-in setup time	tDS	1.5		2		ns	
Data-out high impedance time	tHZ		9		9	ns	1
Data-out low impedance time	tLZ	1		2		ns	
Data-out hold time	tOH	2.7		3		ns	
ACTIVE to PRECHARGE command period	tRAS	44	16K	50	16K	ns	
ACTIVE to ACTIVE command period	tRC	66		70		ns	
ACTIVE to READ or WRITE delay	tRCD	22.5		30		ns	
Refresh period (4096 cycles)	tREF		64		64	ms	
AUTO REFRESH period	tRFC	66		70		ns	
PRECHARGE command period	tRP	22.5		30		ns	
ACTIVE bank A to ACTIVE bank B command	tRRD	15		20		ns	
period							
Transition time	tΤ	.3	2	.3	2	ns	
Write recovery time	tWR	20		20		ns	2

NOTES:

- tHZ defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol. The last valid data element will meet tOH before going high-Z.
- 2. Timing actually specified by tWR plus tRP clock(s) specified as a reference only at a minimum cycle rate

AC ELECTRICAL CHARACTERISTICS: $Vcc = 3.3V \pm 10\%V$, Temp. = 25° to 70°C (CL = CAS Latency)

PARAMETER	SYM	75A	-8A	UNITS	NOTES
READ/WRITE command to READ/WRITE command	tCCD	1	1	tCK	1
CKE to clock disable or power down entry mode	tCKED	1	1	tCK	2
CKE to clock enable or power down exit setup mode	tPED	1	1	tCK	2
DQM to input data delay	tDQD	0	0	tCK	1
DQM to data mask during WRITEs	tDQM	0	0	tCK	1
DQM to data high-impedance during READs	tDQZ	2	2	tCK	1
WRITE command to input data delay	tDWD	0	0	tCK	1
Data-in to ACTIVATE command	tDAL	5	5	tCK	3
Data-in tp precharge command	tDPL	2	2	tCK	
Last data-in to burst stop command	tBDL	1	1	tCK	1
Last data-in to new READ/WRITE command	tCDL	1	1	tCK	1
Last data-in to precharge command	tRDL	2	2	tCK	1
LOAD MODE REGISTER command to ACTIVE or REFRESH command	tMRD	2	2	tCK	1
Data-out to high impedance from precharge CL = 3	tROH	3	3	tCK	1
Data-out to high impedance from precharge CL = 2	tROH	2	2	tCK	1

NOTES:

- 1. Clocks required specified by JEDEC functionality and not dependent on any timing parameter.
- 2. Timing actually specified by tCKS, clock(s) specified as a reference only at a minimum cycle rate.
- 3. Timing actually specified by tWR plus tRP clock(s) specified as a reference only at a minimum cycle rate.

P8M646YLG, P16M6412YLG

3 SpecTek reserves the right to change products or specifications without notice. ©1999 SpecTek



SERIAL PRESENCE-DETECT OPERATION - This module incorporates Serial Presence-Detect (SPD). The SPD function is implemented using a 2,048 bit EEPROM, containing 256 bytes of nonvolatile storage. The first 128 bytes can be programmed by SpecTek to identify the module type and various DRAM organization and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA(2:0), which provide 8 unique DIMM/EEPROM addresses.

SPD CLOCK AND DATA CONVENTIONS - Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 1 and 2).

SPD START CONDITION - All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The serial PD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD STOP CONDITION - All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition also places the serial PD device into standby power mode.

SPD ACKNOWLEDGE - Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits of data (Figure 3). The PD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, the PD device will respond with an acknowledge after the receipt of each subsequent eight bit word. In the read mode the PD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS (VCC = +3.3V \pm 0.3V)

PARAMETER/CONDITION	Symbol	MIN	MAX	Units
Supply Voltage	V _{CC}	3.0	3.6	V
Input High (Logic 1) Voltage, all inputs	V _{IH}	Vcc x .7	Vcc x .5	V
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	Vcc x .3	V
OUTPUT LOW VOLTAGE, I _{OUT} =3mA	V _{OL}		0.4	V
INPUT LEAKAGE CURRENT, V _{IN =} GND to Vcc	ILI		10	μΑ
OUTPUT LEAKAGE CURRENT, V _{OUT} = GND to Vcc	I _{LO}		10	μΑ
STANDBY CURRENT SCL=SDA=Vcc -0.3V, All other inputs = GND or 3.3V +10%	I _{SB}		30	μΑ
POWER SUPPLY CURRENT SCL clock frequency = 100 KHz	Icc		2	μΑ

SERIAL PRESENCE-DETECT EEPROM AC OPERATING CONDITIONS (VCC = +3.3V ± 0.3V)

			(/
AC CHARACTERISTICS					
PARAMETER/CONDITION	Symbol	MIN	MAX	Units	Notes
SCL LOW to SDA data-out valid	^t AA	0.3	3.5	μs	
IIdle bus time before a transition can start	^t BUF	4.7		μs	
Data-out hold time	^t DH	300		ns	
SDA and SCL fall time	^t F		300	ns	
Data-in hold time	THD:DAT	0		μs	
Start condition hold time	¹HD:STA	4		μs	
Clock HIGH period	^t HIGH	4		μs	
Noise suppresssion time constant at SCL, SDA inputs	t _l		100	ns	
Clock LOW period	^t LOW	4.7		μs	
SDA and SCL rise time	^t R		1	μs	
SCL clock frequency	^t SCL		100	KHz	
Data-in setup time	[™] SU:DAT	250		ns	
Start condition setup time	SU:STA	4.7		μs	
Stop condition setup time	SU:STO	4.7		μs	
WRITE cycle time	^t WR		10	ms	1

NOTES: 1. The SPD EEPROM WRITE cycle time (¹WR) is the time from a valid stop condition of a WRITE sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

4 SpecTek reserves the right to change products or specifications without notice. ©1999 SpecTek




Figure 1 DATA VALIDITY

