

Propeller[™] P8X32A Datasheet

8-Cog Multiprocessor Microcontroller

1.0 **PRODUCT OVERVIEW**

1.1. Introduction

The Propeller chip is designed to provide high-speed processing for embedded systems while maintaining low current consumption and a small physical footprint. In addition to being fast, the Propeller chip provides flexibility and power through its eight processors, called cogs, that can perform simultaneous tasks independently or cooperatively, all while maintaining a relatively simple architecture that is easy to learn and utilize. Two programming languages are available: Spin (a high-level object-based language) and Propeller Assembly. Both include custom commands to easily manage the Propeller chip's unique features.




Figure 1: Propeller P8X32A Block Diagram

1.2. Stock Codes

	Table 1: Propeller Chip Stock Codes							
Device Stock #	Package Type	l/O Pins	Power Requirements	External Clock Speed	Internal RC Oscillator	Internal Execution Speed	Global ROM/RAM	Cog RAM
P8X32A-D40	40-pin DIP						64 K bytes;	
P8X32A-Q44	44-pin LQFP	32 CMOS	3.3 volts DC	DC to 80 MHz	12 MHz or 20 kHz*	0 to 160 MIPS (20 MIPS/cog)	32768 bytes ROM / 32768 bytes RAM	512 x 32 bits per cog
P8X32A-M44	44-pin QFN							P

*Approximate; may range from 8 MHz – 20 MHz, or 13 kHz – 33 kHz, respectively.

Table of Contents

1.0 1.1. 1.2. 1.3. 1.3.1. 1.3.2. 1.3.3. 1.3.4. 1.4. 1.4.1.	Product Overview 1 Introduction 1 Stock Codes 1 Key Features and Benefits 3 32-bit Multicore Architecture 3 Clock System and Wait Instructions 3 Programming Languages and Resources 3 Flexible I/O and Peripheral Interface 3 Applications 3 Corporate and Community Support 3
2.0 2.1. 2.2. 2.3. 2.3.1.	Connection Diagrams 4 Pin Assignments 4 Pin Descriptions 4 Typical Connection Diagrams 5 Propeller Clip or Propeller Plug Connection - Recommended 5
2.3.2. 3.0 3.1. 3.2. 3.3.	Alternative Serial Port Connection
4.0 4.1. 4.2. 4.3. 4.4. 4.5. 4.6. 4.7. 4.8. 4.9. 4.9. 4.9.1. 4.9.2. 4.9.3. 4.10.1. 4.10.2. 4.10.3. 4.11.	System Organization 6 Shared Resources 6 System Clock 6 Cogs (processors) 7 Hub 7 I/O Pins 8 System Counter 8 Locks 8 Assembly Instruction Execution Stages 9 Cog Counters 10 CTRA / CTRB – Control register 10 FRQA / FRQB – Frequency register 10 PHSA / PHSB – Phase register 10 Video Generator 11 VCFG – Video Configuration Register 11 VSCL – Video Scale Register 12 WAITVID Command/Instruction 12 CLK Register 14
5.0 5.1. 5.1.2. 5.1.3. 5.1.4.	Memory Organization 15 Main Memory 15 Main RAM 15 Main ROM 15 Character Definitions 15 Math Function Tables 16

5.2.	Cog RAM	16
6.0 6.1. 6.2. 6.3. 6.3.1. 6.4. 6.4.1. 6.4.2. 6.4.3. 6.4.4.	Programming Languages	17 18 19 21 22 24 24 24
7.0 7.1. 7.2. 7.3.	Electrical Characteristics Absolute Maximum Ratings DC Characteristics AC Characteristics	25 25
8.0 8.1. 8.2. 8.3. 8.4. 8.5. 8.6.	Current Consumption Characteristics Typical Current Consumption of 8 Cogs Typical Current of a Cog vs. Operating Frequency Typical PLL Current vs. VCO Frequency Typical Crystal Drive Current Cog and I/O Pin Relationship Current Profile at Various Startup Conditions	26 27 27 28 28
9.0 9.1. 9.2. 9.3.	Temperature Characteristics	30 31
10.0 10.1. 10.2. 10.3.	Package Dimensions P8X32A-D40 (40-pin DIP) P8X32A-Q44 (44-pin LQFP) P8X32A-M44 (44-pin QFN)	33 34
11.0 11.1. 11.2.	Manufacturing Info Reflow Peak Temperature Green/RoHS Compliance	36
12.0 12.1.1. 12.1.2. 12.1.3. 12.1.4.	Revision History	36 36 36

1.3. Key Features and Benefits

The P8X32A design frees developers from common complexities of embedded systems programming.

1.3.1. 32-bit Multicore Architecture

- True parallel processing with eight symmetric 32-bit processors (cogs) in one microcontroller
- Multi-cog run-time management (run/wait/stop) easily solves event-handling problems and eliminates the need for interrupts. This greatly simplifies programming for asynchronous and synchronous events, resulting in a responsive and easily maintained application.
- 20 MIPS per cog, 160 MIPS total with all cogs running
- Solves mixed-bandwidth needs common to embedded applications
- Multi-purpose design lowers part count while increasing system capabilities
- Developer-driven cog assignments bring flexible response and deterministic timing to embedded applications

1.3.2. Clock System and Wait Instructions

- Flexible Clock Modes
 - Two internal, one external, plus optional 1x–16x PLL; up to 80 MHz system clock
 - Switchable in code at run-time; low frequency for low-power periods, high frequency for high-bandwidth moments
- Shared System Clock facilitates synchronization between cogs
- WAIT Instructions
 - Deliver powerful synchronous / asynchronous event management
 - Set dedicated event cogs to an "always ready," very low power state

1.3.3. Programming Languages and Resources

- Spin (object-based, high-level) and Assembly (PASM; low-level); used together for thorough development, i.e. fast development in Spin plus fast execution with prewritten high-speed PASM drivers
- Third-party support: C, BASIC, and more
- Enhanced Assembly Language
 - Conditional execution for individual instructions; enables jitter-free signal generation and event handling
 - Optional flag and result writing for individual instructions
- Open-source Objects
 - Objects are shared freely via the Propeller Object Exchange and Propeller Tool libraries
 - Select objects that fit a need, easily integrate them into a Propeller application

1.3.4. Flexible I/O and Peripheral Interface

• 32 I/O Pins

- All general-purpose I/O after boot-up; accessible by every cog simultaneously
- Single-instruction access to any individual I/O pin or any contiguous I/O pin group
- Easily move designed functions between pins for simple system board layout
- Multi-function Counters
 - Configurable state machines generate or sense repetitive signals per clock cycle
 - Measure frequency, detect edges, count cycles, D/A or A/D conversion, and more
 - Operate autonomously with optional run-time monitoring and adjusting
 - Two counters per cog
- Video Generators
 - o RGB: VGA; 8 I/O pins
 - Composite: NTSC, PAL; 1-pin (B/W), 3-pin (typical), or 4-pin (optional)
 - One generator per cog
- Software Peripherals
 - Peripheral interfaces built with software and inexpensive passive components; not singlefunction on-chip hardware
 - Software-based interfaces are flexible; enhance as peripheral needs arise — no need to redesign with a chip variant

1.4. Applications

The P8X32A is particularly useful in projects that can be vastly simplified with simultaneous processing, including:


- Industrial control systems
- Sensor integration, signal processing, and data acquisition
- Handheld portable human-interface terminals
- Motor and actuator control
- User interfaces requiring NTSC, PAL, or VGA output, with PS/2 keyboard and mouse input
- Low-cost video game systems
- Industrial, educational or personal-use robotics
- Wireless video transmission (NTSC or PAL)


1.4.1. Corporate and Community Support

- Sales or technical support: (916) 632-4664
- Email sales: sales@parallaxsemiconductor.com
- Email support: support@parallaxsemiconductor.com
- Engineer-moderated Parallax Semiconductor subforum is available from http://forums.parallax.com
- Parallax-hosted Propeller Object Exchange library: http://obex.parallax.com

2.0 CONNECTION DIAGRAMS

2.1. Pin Assignments






2.2. Pin Descriptions

	Table 2: Pin Descriptions					
Pin Name	Direction	Description				
		General purpose I/O Port A. Can source/sink 40 mA each at 3.3 VDC. CMOS level logic with threshold of ≈ ½ VDD or 1.6 VDC @ 3.3 VDC.				
P0 – P31	1/0	The pins shown below have a special purpose upon power-up/reset but are general purpose I/O afterwards. P28 - I2C SCL connection to optional, external EEPROM. P29 - I2C SDA connection to optional, external EEPROM. P30 - Serial Tx to host. P31 - Serial Rx from host.				
VDD		3.3 volt power (2.7 – 3.6 VDC)				
VSS		Ground				
BOEn	I	Brown Out Enable (active low). Must be connected to either VDD or VSS. If low, RESn becomes a weak output (delivering VDD through 5 k Ω) for monitoring purposes but can still be driven low to cause reset. If high, RESn is CMOS input with Schmitt Trigger.				
RESn	I/O	Reset (active low). When low, resets the Propeller chip: all cogs disabled and I/O pins floating. Propeller restarts 50 ms after RESn transitions from low to high.				
XI	1	Crystal Input. Can be connected to output of crystal/oscillator pack (with XO left disconnected), or to one leg of crystal (with XO connected to other leg of crystal or resonator) depending on CLK Register settings. No external resistors or capacitors are required.				
хо	0	Crystal Output. Provides feedback for an external crystal, or may be left disconnected depending on CLK Register settings. No external resistors or capacitors are required.				


2.3. Typical Connection Diagrams

2.3.1. Propeller Clip or Propeller Plug Connection - Recommended

Note that the connections to the external oscillator and EEPROM, which are enclosed in dashed lines, are optional. Propeller Clip, Stock #32200; Propeller Plug, Stock #32201. The Propeller Clip/Plug schematic is available for download from www.parallax.com.



2.3.2. Alternative Serial Port Connection



3.0 OPERATING PROCEDURES

3.1. Boot-Up Procedure

Upon power-up, or reset:

- 1. The Propeller chip's internal RC oscillator begins running at 20 kHz, then after a 50 ms reset delay, switches to 12 MHz. Then the first processor (Cog 0) loads and runs the built-in Boot Loader program.
- 2. The Boot Loader performs one or more of the following tasks, in order:
 - a. Detects communication from a host, such as a PC, on pins P30 and P31. If communication from a host is detected, the Boot Loader converses with the host to identify the Propeller chip and possibly download a program into global RAM and optionally into an external 32 KB EEPROM.
 - b. If no host communication was detected, the Boot Loader looks for an external 32 KB EEPROM on pins P28 and P29. If an EEPROM is detected, the entire 32 KB data image is loaded into the Propeller chip's global RAM.
 - c. If no EEPROM was detected, the boot loader stops, Cog 0 is terminated, the Propeller chip goes into shutdown mode, and all I/O pins are set to inputs.
- 3. If either step 2a or 2b was successful in loading a program into the global RAM, and a suspend command was not given by the host, then Cog 0 is reloaded with the built-in Spin Interpreter and the user code is run from global RAM.

3.2. Run-Time Procedure

A Propeller Application is a user program compiled into its binary form and downloaded to the Propeller chip's RAM or external EEPROM. The application consists of code written in the Propeller chip's Spin language (highlevel code) with optional Propeller Assembly language components (low-level code). Code written in the Spin language is interpreted during run time by a cog running the Spin Interpreter while code written in Propeller Assembly is run in its pure form directly by a cog. Every Propeller Application consists of at least a little Spin code and may actually be written entirely in Spin or with various amounts of Spin and assembly. The Propeller chip's Spin Interpreter is started in Step 3 of the Boot Up Procedure, above, to get the application running.

Once the boot-up procedure is complete and an application is running in Cog 0, all further activity is defined by the application itself. The application has complete control over things like the internal clock speed,

I/O pin usage, configuration registers, and when, what and how many cogs are running at any given time. All of this is variable at run time, as controlled by the application.

3.3. Shutdown Procedure

When the Propeller goes into shutdown mode, the internal clock is stopped causing all cogs to halt and all I/O pins are set to input direction (high impedance). Shutdown mode is triggered by one of the three following events:

- 1. VDD falling below the brown-out threshold (~2.7 VDC), when the brown out circuit is enabled,
- 2. the RESn pin going low, or
- 3. the application requests a reboot (see the **REBOOT** command in the Propeller Manual).

Shutdown mode is discontinued when the voltage level rises above the brown-out threshold and the RESn pin is high.

4.0 SYSTEM ORGANIZATION

4.1. Shared Resources

There are two types of shared resources in the Propeller: 1) common, and 2) mutually-exclusive. Common resources can be accessed at any time by any number of cogs. Mutually-exclusive resources can also be accessed by any number of cogs, but only by one cog at a time. The common resources are the I/O pins and the System Counter. All other shared resources are mutually-exclusive by nature and access to them is controlled by the Hub. See Section 4.4 on page 7.

4.2. System Clock

The System Clock (shown as "CLOCK" in Figure 1, page 1) is the central clock source for nearly every component of the Propeller chip. The System Clock's signal comes from one of three possible sources:

- The internal RC oscillator (~12 MHz or ~20 kHz)
- The XI input pin (either functioning as a highimpedance input or a crystal oscillator in conjunction with the XO pin)
- The Clock PLL (phase-locked loop) fed by the XI input

The source is determined by the CLK register's settings, which is selectable at compile time and reselectable at run time. The Hub and internal Bus operate at half the System Clock speed.

4.3. Cogs (processors)

The Propeller contains eight (8) identical, independent processors, called cogs, numbered 0 to 7. Each cog contains a Processor block, local 2 KB RAM configured as 512 longs (512 x 32 bits), two advanced counter modules with PLLs, a Video Generator, I/O Output Register, I/O Direction Register, and other registers not shown in the Block Diagram.

All eight cogs are driven from the System Clock; they each maintain the same time reference and all active cogs execute instructions simultaneously. They also all have access to the same shared resources.

Cogs can be started and stopped at run time and can be programmed to perform tasks simultaneously, either independently or with coordination from other cogs through Main RAM. Each cog has its own RAM, called Cog RAM, which contains 512 registers of 32 bits each. The Cog RAM is all general purpose RAM except for the last 16 registers, which are special purpose registers, as described in Table 15 on page 16.


4.4. Hub

To maintain system integrity, mutually-exclusive resources must not be accessed by more than one cog at a time. The Hub controls access to mutually-exclusive resources by giving each cog a turn in a "round robin" fashion from Cog 0 through Cog 7 and back to Cog 0 again. The Hub and its bus run at half the System Clock rate, giving a cog access to mutually-exclusive resources once every 16 System Clock cycles. Hub instructions, the Propeller Assembly instructions that access mutuallyexclusive resources, require 8 cycles to execute but they first need to be synchronized to the start of the Hub Access Window. It takes up to 15 cycles (16 minus 1, if we just missed it) to synchronize to the Hub Access Window plus 8 cycles to execute the hub instruction, so hub instructions take from 8 to 23 cycles to complete.

Figure 2 and Figure 3 show examples where Cog 0 has a hub instruction to execute. Figure 2 shows the best-case scenario; the hub instruction was ready right at the start of that cog's access window. The hub instruction executes immediately (8 cycles) leaving an additional 8 cycles for other instructions before the next Hub Access Window arrives.

Figure 3 shows the worst-case scenario; the hub instruction was ready on the cycle right after the start of Cog 0's access window; it just barely missed it. The cog waits until the next Hub Access Window (15 cycles later) then the hub instruction executes (8 cycles) for a total of 23 cycles for that hub instruction. Again, there are 8 additional cycles after the hub instruction for other instructions to execute before the next Hub Access Window arrives. To get the most efficiency out of Propeller Assembly routines that have to frequently access mutually-exclusive resources, it can be beneficial to interleave non-hub instructions with hub instructions to lessen the number of cycles waiting for the next Hub Access Window. Since most Propeller Assembly instructions take 4 clock cycles, two such instructions can be executed in between otherwise contiguous hub instructions.

Keep in mind that a particular cog's hub instructions do not, in any way, interfere with other cogs' instructions because of the Hub mechanism. Cog 1, for example, may start a hub instruction during System Clock cycle 2, in both of these examples, possibly overlapping its execution with that of Cog 0 without any ill effects. Meanwhile, all other cogs can continue executing non-hub instructions, or awaiting their individual hub access windows regardless of what the others are doing.



4.5. I/O Pins

The Propeller has 32 I/O pins, 28 of which are general purpose. I/O Pins 28 - 31 have a special purpose at boot up and are available for general purpose use afterwards; see section 2.2, page 4. After boot up, any I/O pins can be used by any cogs at any time. It is up to the application developer to ensure that no two cogs try to use the same I/O pin for different purposes during run time.

Refer to Figure 1, page 1. Each cog has its own 32-bit I/O Direction Register and 32-bit I/O Output Register to influence the states of the Propeller chip's corresponding 32 I/O pins. A cog's desired I/O directions and output states is communicated through the entire cog collective to become "Pin Directions" and "Pin Outputs."

Pin Directions are the result of OR'ing the Direction Registers of the cogs together. Pin Outputs are the result of OR'ing the output states of the cogs together. A cog's output state consists of the bits of its I/O modules (the Counters, the Video Generator, and the I/O Output Register) OR'd together then AND'd with the bits of its Direction Register. All cogs can still access and influence the I/O pins simultaneously, without electrical contention, as described by these rules:

- A. A pin is an input <u>only</u> if no active cog sets it to an output.
- B. A pin outputs low <u>only</u> if all active cogs that set it to output also set it to low.
- C. A pin outputs high if <u>any</u> active cog sets it to an output and also sets it high.

Table 3 demonstrates a few possible combinations of the collective cogs' influence on a particular I/O pin, P12 in this example. For simplification, these examples assume that bit 12 of each cog's I/O hardware, other than its I/O Output Register, is cleared to zero (0).

Any cog that is shut down has its Direction Register and output states cleared to zero, effectively removing it from influencing the final state of the I/O pins that the remaining active cogs are controlling.

Each cog also has its own 32-bit Input Register. This input register is really a pseudo-register; every time it is read, the actual states of the I/O pins are read, regardless of their input or output direction.

	Table 3: I/O Sharing Examples				
	Bit 12 of Cogs' I/O Direction Register	Bit 12 of Cogs' I/O Output Register	State of	Rule	
Cog ID	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7	I/O Pin P12	Followed	
Example 1	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	Input	А	
Example 2	1 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	Output Low	В	
Example 3	1 0 0 0 0 0 0	1 0 0 0 0 0 0	Output High	С	
Example 4	1 0 0 0 0 0 0	0 1 0 0 0 0 0 0	Output Low	В	
Example 5	1 1 0 0 0 0 0	0 1 0 0 0 0 0 0	Output High	С	
Example 6	1 1 1 1 1 1 1 1	0 1 0 1 0 0 0 0	Output High	С	
Example 7	1 1 1 1 1 1 1 1	0 0 0 1 0 0 0	Output High	С	
Example 8	1 1 1 0 1 1 1 1	0 0 0 1 0 0 0	Output Low	В	

Note: For the I/O Direction Register, a 1 in a bit location sets the corresponding I/O pin to the output direction; a 0 sets it to an input direction.

4.6. System Counter

The System Counter is a global, read-only, 32-bit counter that increments once every System Clock cycle. Cogs can read the System Counter (via their CNT registers, see Table 15 on page 16) to perform timing calculations and can use the WAITCNT command (see section 6.3 on page 19 and section 6.4 on page 22) to create effective delays within their processes. The System Counter is a common resource which every cog can read simultaneously. The System Counter is not cleared upon startup since its practical use is for differential timing. If a cog needs to keep track of time from a specific, fixed moment in time, it simply needs to read and save the initial counter value at that moment in time, and compare subsequent counter values against that initial value.

4.7. Locks

There are eight lock bits (semaphores) available to facilitate exclusive access to user-defined resources among multiple cogs. If a block of memory is to be used by two or more cogs at once and that block consists of more than one long (four bytes), the cogs will each have to perform multiple reads and writes to retrieve or update that memory block. This leads to the likely possibility of read/write contention on that memory block where one cog may be writing while another is reading, resulting in misreads and/or miswrites.


The locks are global bits accessed through the Hub via LOCKNEW, LOCKRET, LOCKSET, and LOCKCLR. Because locks are accessed only through the Hub, only one cog at a time can affect them, making this an effective control mechanism. The Hub maintains an inventory of which locks are in use and their current states; cogs can check out, return, set, and clear locks as needed during run time.

4.8. Assembly Instruction Execution Stages

Stage 1 2 3 4 5 (Execute N-1) (Execute N) Fetch Write Fetch Fetch Fetch Write Destination Instruction Instruction Result Source Result Ν N-1 Ν Ν N+1 Ν Μ M+1 M+2 M+3 M+4 M+5 clock cycle

Figure 4: Assembly Instruction Execution Stages

The Propeller executes assembly instructions in five stages. While an entire instruction takes six cycles to execute, two of those clock cycles are dedicated to the two adjacent instructions. This results in an overall throughput of four clock cycles per instruction.



In Stage 1, instruction N, pointed to by the Program Counter, is fetched from cog memory during clock cycle M. During cycle M+1 the result from the previous instruction is written to memory. The reason the previous instruction result is written after the current instruction is fetched will be explained shortly.

During Stage 2, if the immediate flag of Instruction N is set, the 9 bit source field is saved as the source value. If the value is not immediate, the location specified by the source field is fetched from cog memory during clock cycle M+2. During clock cycle M+3 the location specified in the destination field is fetched from cog memory (Stage 3).

At this point in time (Stage 4) the Arithmetic Logic Unit (ALU) has all the information needed to execute the instruction. Executing the instruction takes some amount of time before the result is available. The amount of time required for execution is dictated by the slowest operation the ALU performs. To provide enough time for the ALU to execute the instruction, a full clock cycle (M+4) is provided to the ALU for the result to settle into its final state. During this execution, the cog memory is not accessed by instruction N. To speed up the throughput of program execution, the next instruction to be executed is fetched from cog memory while the current instruction is executed in the ALU.

Finally at clock cycle M+5 the result of the current instruction N is written back to cog memory, completing Stage 5.

The partial interleaving of instructions has a couple implications to program flow. First, when code modification occurs through MOVI, MOVS, MOVD or any operations which modifies an assembly instruction, there must be at least one instruction executed before the modified instruction is executed. If the modification is done on the immediately following instruction (N+1), the unmodified version of instruction N+1 will be loaded a clock cycle before the modified version of instruction N+1 is written to cog memory.

Second, conditional jumps do not know for certain if they will jump until the end of clock cycle M+4. Since the next instruction has already been fetched, only one of the two possible branches can be predicted. In the Propeller, conditional branches are always predicted to take the jump. For loops using **DJNZ** where the jump is taken every time except the final loop, a tighter execution time of the loop is achieved.

In the event the jump is not taken, the cog takes no action until the next instruction is fetched. This is equivalent to a **NOP** being inserted before the next instruction is executed. Unconditional jumps always take four clock cycles to execute since the Propeller can always accurately predict what address needs to be loaded into the Program Counter for the next instruction to execute. Examples of unconditional jumps include JMP, JMPRET, CALL and RET.

If an instruction needs to access any Hub resource, Stage 4 is extended until the Hub becomes available, increasing execution time to at least 8 and potentially up to 23 clock cycles. See Section 4.4: Hub on page 7.

4.9. Cog Counters

Each cog has two counter modules: **CTRA** and **CTRB**. Each counter module can control or monitor up to two I/O pins and perform conditional 32-bit accumulation of its FRQ register into its PHS register on every clock cycle.

Each counter module also has its own phase-locked loop (PLL) which can be used to synthesize frequencies up to 128 MHz.

With a little setup or oversight from the cog, a counter can be used for:

- frequency synthesis
- frequency measurement
- pulse counting
- pulse measurement
- multi-pin state measurement
- pulse-width modulation
- duty-cycle measurement
- digital-to-analog conversion
- analog-to-digital conversion

For some of these operations, the cog can be set up and left in a free-running mode. For others, it may use **WAITCNT** to time-align counter reads and writes within a loop, creating the effect of a more complex state machine.

Note that for a cog clock frequency of 80 MHz, the counter update period is a mere 12.5 ns. This high speed, combined with 32-bit precision, allows for very dynamic signal generation and measurement.

The design goal for the counter was to create a simple and flexible subsystem which could perform some repetitive task on every clock cycle, thereby freeing the cog to perform some computationally richer super-task. While the counters have only 32 basic operating modes, there is no limit to how they might be used dynamically through software. Integral to this concept is the use of the WAITPEQ, WAITPNE, and WAITCNT instructions, which can event-align or time-align a cog with its counters.

Each counter has three registers:

4.9.1. CTRA / CTRB – Control register

The CTR (CTRA and CTRB) register selects the counter's operating mode. As soon as this register is written, the new operating mode goes into effect. Writing a zero to CTR will immediately disable the counter, stopping all pin output and PHS accumulation.

Table 4: CTRA and CTRB Registers						
31	3026	2523	2215	149	86	50
-	CTRMODE	PLLDIV	-	BPIN	-	APIN

The CTRMODE field selects one of 32 operating modes for the counter, conveniently written (along with PLLDIV) using the **MOVI** instruction. These modes of operation are listed in Table 6 on page 11.

Table 5: PLLDIV Field								
PLLDIV	%000	%001	%010	%011	%100	%101	%110	%111
Output	<u>VCO</u> 128	<u>VCO</u> 64	<u>VCO</u> 32	<u>VCO</u> 16	<u>VCO</u> 8	<u>VCO</u> 4	<u>VCO</u> 2	<u>VCO</u> 1

PLLDIV selects a PLL output tap and may be ignored if not used.

The PLL modes (%00001 to %00011) cause FRQ-to-PHS accumulation to occur every clock cycle. This creates a numerically-controlled oscillator (NCO) in PHS[31], which feeds the counter PLL's reference input. The PLL will multiply this frequency by 16 using its voltage-controlled oscillator (VCO). For stable operation, it is recommended that the VCO frequency be kept within 64 MHz to 128 MHz. This translates to an NCO frequency of 4 MHz to 8 MHz.

The PLLDIV field of the CTR register selects which power-of-two division of the VCO frequency will be used as the final PLL output. This affords a PLL range of 500 kHz to 128 MHz.

BPIN selects a pin to be the secondary I/O. It may be ignored if not used and may be written using the MOVD instruction.

APIN selects a pin to be the primary I/O. It may be ignored if not used and may be written using the MOVS instruction.

4.9.2. FRQA / FRQB – Frequency register

FRQ (FRQA and FRQB) holds the value that will be accumulated into the PHS register. For some applications, FRQ may be written once, and then ignored. For others, it may be rapidly modulated.

4.9.3. PHSA / PHSB – Phase register

The PHS (PHSA and PHSB) register can be written and read via cog instructions, but it also functions as a freerunning accumulator, summing the FRQ register into itself on potentially every clock cycle. Any instruction writing to PHS will override any accumulation for that clock cycle. PHS can only be read through the source operand (same as PAR, CNT, INA, and INB). Beware that doing a read-modify-write instruction on PHS, like "ADD PHSA, #1", will cause the last-written value to be used as the destination operand input, rather than the current accumulation.

Table 6: Counter Modes (CTRMODE Field Values)					
CTRMODE	Description	Accumulate FRQx to PHSx	APIN Output*	BPIN Output*	
%00000	Counter disabled (off)	0 (never)	0 (none)	0 (none)	
%00001	PLL internal (video mode)	1 (always)	0	0	
%00010	PLL single-ended	1	PLLx	0	
%00011	PLL differential	1	PLLx	!PLLx	
%00100	NCO single-ended	1	PHSx[31]	0	
%00101	NCO differential	1	PHSx[31]	!PHSx[31]	
%00110	DUTY single-ended	1	PHSx-Carry	0	
%00111	DUTY differential	1	PHSx-Carry	!PHSx-Carry	
%01000	POS detector	$ \begin{array}{c} A^{1} \\ A^{1} \\ A^{1} \\ & A^{1} \\ & A^{2} \\ & A^{1} \\ & A^{2} \end{array} $	0	0	
%01001	POS detector with feedback		0	!A1	
%01010	POSEDGE detector		0	0	
%01011	POSEDGE detector w/ feedback		0	!A1	
%01100	NEG detector	$ \begin{array}{c} \mathbf{IA}^{1} \\ \mathbf{IA}^{1} \\ \mathbf{IA}^{1} & \mathbf{A}^{2} \\ \mathbf{IA}^{1} & \mathbf{A}^{2} \end{array} $	0	0	
%01101	NEG detector with feedback		0	!A1	
%01110	NEGEDGE detector		0	0	
%01111	NEGEDGE detector w/ feedback		0	!A1	
%10000 %10001 %10010 %10011 %10100 %10101 %10110	LOGIC never LOGIC !A & !B LOGIC A & !B LOGIC !B LOGIC !A & B LOGIC !A LOGIC !A	0 !A ¹ & !B ¹ A ¹ & !B ¹ !B ¹ !A ¹ & B ¹ !A ¹ <> B ¹	0 0 0 0 0 0 0	0 0 0 0 0 0 0	
%10111 %11000 %11001 %11010 %11010 %11011	LOGIC !A !B LOGIC A & B LOGIC A == B LOGIC A LOGIC A !B	$ \begin{array}{l} A^{1} B^{1} \\ A^{1} & B^{1} \\ A^{1} & = B^{1} \\ A^{1} \\ A^{1} \\ B^{1} \end{array} $	0 0 0 0 0	0 0 0 0 0	
%11100	LOGIC B	B ¹	0	0	
%11101	LOGIC !A B	!A ¹ B ¹	0	0	
%11110	LOGIC A B	A ¹ B ¹	0	0	
%11111	LOGIC always	1	0	0	

*Must set corresponding DIR bit to affect pin. A1 = APIN input delayed by 1 clock. A2 = APIN input delayed by 2 clocks. B1 = BPIN input delayed by 1 clock.

4.10. Video Generator

Each cog has a video generator module that facilitates transmitting video image data at a constant rate. There are two registers and one instruction which provide control and access to the video generator. Counter A of the cog must be running in a PLL mode and is used to generate the timing signal for the Video Generator. The Video Scale Register specifies the number of Counter A PLL (PLLA) clock cycles for each pixel and number of clock cycles before fetching another frame of data provided by the WAITVID instruction which is executed within the cog. The Video Configuration Register establishes the mode the Video Generator should operate, and can generate VGA or composite video (NTSC or PAL).

The Video Generator should be initialized by first starting Counter A, setting the Video Scale Register, setting the Video Configuration Register, then finally providing data via the WAITVID instruction. Failure to properly initialize the Video Generator by first starting PLLA will cause the cog to indefinitely hang when the WAITVID instruction is executed.

4.10.1. VCFG – Video Configuration Register

The Video Configuration Register contains the configuration settings of the video generator and is shown in Table 7.

In Propeller Assembly, the VMode through AuralSub fields can conveniently be written using the MOVI instruction, the VGroup field can be written with the MOVD instruction, and the VPins field can be written with the MOVS instruction.

	Table 7: VCFG Register								
31	3029	28	27	26	2523	2212	119	8	70
-	VMode	CMode	Chroma1	Chroma0	AuralSub	-	VGroup	-	VPins

The 2-bit VMode (video mode) field selects the type and orientation of video output, if any, according to Table 8.

	Table 8: The Video Mode Field
VMode	Video Mode
00	Disabled, no video generated.
01	VGA mode; 8-bit parallel output on VPins 7:0
10	Composite Mode 1; broadcast on VPins 7:4, baseband on VPins 3:0
11	Composite Mode 2; baseband on VPins 7:4, broadcast on VPins 3:0

The CMode (color mode) field selects two or four color mode. 0 = two-color mode; pixel data is 32 bits by 1 bit and only colors 0 or 1 are used. 1 = four-color mode; pixel data is 16 bits by 2 bits, and colors 0 through 3 are used.

The Chromal (broadcast chroma) bit enables or disables chroma (color) on the broadcast signal. 0 = disabled, 1 = enabled.

The Chroma0 (baseband chroma) bit enables or disables chroma (color) on the baseband signal. 0 = disabled, 1 = enabled.

The AuralSub (aural sub-carrier) field selects the source of the FM aural (audio) sub-carrier frequency to be modulated on. The source is the PLLA of one of the cogs, identified by AuralSub's value. This audio must already be modulated onto the 4.5 MHz sub-carrier by the source PLLA.

Tab	Table 9: The AuralSub Field					
AuralSub	Sub-Carrier Frequency Source					
000	Cog 0's PLLA					
001	Cog 1's PLLA					
010	Cog 2's PLLA					
011	Cog 3's PLLA					
100	Cog 4's PLLA					
101	Cog 5's PLLA					
110	Cog 6's PLLA					
111	Cog 7's PLLA					

The VGroup (video output pin group) field selects which group of 8 I/O pins to output video on.

Table 10: The VGroup Field				
VGroup	Pin Group			
000	Group 0: P7P0			
001	Group 1: P15P8			
010	Group 2: P23P16			
011	Group 3: P31P24			
100-111	<reserved for="" future="" use=""></reserved>			

The VPins (video output pins) field is a mask applied to the pins of VGroup that indicates which pins to output video signals on.

Table 11: The VPins Field						
VPins	Effect					
00001111	Drive Video on lower 4 pins only; composite					
11110000	Drive Video on upper 4 pins only; composite					
11111111	Drive video on all 8 pins; VGA					
*****	Any value is valid for this field; the above values are the most common.					

4.10.2. VSCL – Video Scale Register

The Video Scale Register sets the rate at which video data is generated, and is shown in Table 12.

Table 12: VSCL Register							
	VSCL Bits						
3120	1912	110					
_	PixelClocks	FrameClocks					

The 8-bit PixelClocks field indicates the number of clocks per pixel; the number of clocks that should elapse before each pixel is shifted out by the video generator module. These clocks are the PLLA clocks, not the System Clock. A value of 0 for this field is interpreted as 256.

The 12-bit FrameClocks field indicates the number of clocks per frame; the number of clocks that will elapse before each frame is shifted out by the video generator module. These clocks are the PLLA clocks, not the System Clock. A frame is one long of pixel data (delivered via the WAITVID command). Since the pixel data is either 16 bits by 2 bits, or 32 bits by 1 bit (meaning 16 pixels wide with 4 colors, or 32 pixels wide with 2 colors, respectively), the FrameClocks is typically 16 or 32 times that of the PixelClocks value. A value of 0 for this field is interpreted as 4096.

4.10.3. WAITVID Command/Instruction

The WAITVID instruction is the delivery mechanism for data to the cog's Video Generator hardware. Since the Video Generator works independently from the cog itself, the two must synchronize each time data is needed for the display device. The frequency at which this occurs is dictated by the frequency of PLLA and the Video Scale Register. The cog must have new data available before the moment the Video Generator needs it. The cog uses WAITVID to wait for the right time and then "hand off" this data to the Video Generator.

Two longs of data are passed to the Video Generator by with the syntax WAITVID *Colors, Pixels*.

The *Colors* parameter is a 32-bit value containing either four 8-bit color values (for 4 color mode) or two 8-bit color values in the lower 16 bits (for 2 color mode). For

VGA mode, each 8-bit color value is written to the pins specified by the VGroup and VPins field. For VGA typically the 8 bits are grouped into 2 bits per primary color and Horizontal and Vertical Sync control lines, but this is up to the software and application of how these bits are used. For composite video each 8-bit color value is composed of 3 fields. Bits 0-2 are the luminance value of the generated signal. Bit 3 is the modulation bit which dictates whether the chroma information will be generated and bits 4-7 indicate the phase angle of the chroma value. When the modulation bit is set to 0, the chroma information is ignored and only the luminance value is output to pins. When the modulation bit is set to 1 the luminance value is modulated ± 1 with a phase angle set by bits 4-7. In order to achieve the full resolution of the chroma value, PLLA should be set to 16 times the modulation frequency (in composite video this is called the color-burst frequency). The PLLB of the cog is used to generate the broadcast frequency; whether this is generated depends on if PLLB is running and the values of VMode and VPins.


The *Pixels* parameter describes the pixel pattern to display, either 16 pixels or 32 pixels depending on the color depth configuration of the Video Generator. When four-color mode is specified, *Pixels* is a 16x2 bit pattern where each 2-bit pixel is an index into *Colors* on which data pattern should be presented to the pins. When two-color mode is specified, *Pixels* is a 32x1 bit pattern where each bit specifies which of the two color patterns in the lower 16 bits of *Colors* should be output to the pins. The Pixel data is shifted out least significant bits (LSB) first.

When the FrameClocks value is greater than 16 times the PixelClocks value and 4-color mode is specified, the two most significant bits are repeated until FrameClocks PLLA cycles have occurred. When FrameClocks value is greater than 32 times PixelClocks value and 2-color mode is specified, the most significant bit is repeated until FrameClocks PLLA cycles have occurred. When FrameClocks PLLA cycles have occurred. When FrameClocks cycles occur and the cog is not in a WAITVID instruction, whatever data is on the source and destination busses at the time will be fetched and used. So it is important to be in a WAITVID instruction before this occurs.

While the Video Generator was created to display video signals, its potential applications are much more diverse. The Composite Video mode can be used to generate phase-shift keying communications of a granularity of 16 or less and the VGA mode can be used to generate any bit pattern with a fully settable and predictable rate.

Figure 6 is a block diagram of how the VGA mode is organized. The two inverted triangles are the load mechanism for *Pixels* and *Colors;* n is 1 or 2 bits depending on the value of CMode. The inverted trapezoid is a 4-way 8-bit multiplexer that chooses which byte of *Colors* to output. When in composite video mode the Modulator transforms the byte into the luminance and chroma signal and outputs the broadcast signal. VGroup steers the 8 bits to a block of output pins and outputs to those pins which are set to 1 in VPins; this combined functionality is represented by the hexagon.





4.11. CLK Register

The CLK register is the System Clock configuration control; it determines the source and characteristics of the System Clock. It configures the RC Oscillator, Clock PLL, Crystal Oscillator, and Clock Selector circuits (See the Block Diagram, page 1). It is configured at compile time by the **_CLKMODE** declaration and is writable at run time through the **CLKSET** command. Whenever the CLK register is written, a global delay of ~75 μ s occurs as the clock source transitions.

Whenever this register is changed, a copy of the value written should be placed in the Clock Mode value location (which is BYTE[4] in Main RAM) and the resulting master clock frequency should be written to the Clock Frequency value location (which is LONG[0] in Main RAM) so that objects which reference this data will have current information for their timing calculations.

Use Spin's **CLKSET** command when possible (see sections 6.3 and 6.4) since it automatically updates all the abovementioned locations with the proper information.


Table 13: Valid Clock Modes									
Valid Expression	CLK Reg. Value	Valid Expression	CLK Reg. Value						
RCFAST	0_0_0_00_000	XTAL1 + PLL1X XTAL1 + PLL2X	0_1_1_01_011 0 1 1 01 100						
RCSLOW	0_0_0_00_001	XTAL1 + PLL4X XTAL1 + PLL8X	$0_1_1_01_101$ $0_1_1_01_101$ $0_1_1_01_110$						
XINPUT	0_0_1_00_010	XTAL1 + PLL16X	0_1_1_01_111						
XTAL1 XTAL2 XTAL3	0_0_1_01_010 0_0_1_10_010 0_0_1_11_010	XTAL2 + PLL1X XTAL2 + PLL2X XTAL2 + PLL4X XTAL2 + PLL8X XTAL2 + PLL8X XTAL2 + PLL16X	$\begin{array}{c} 0_1_1_10_011\\ 0_1_1_10_100\\ 0_1_1_10_101\\ 0_1_1_10_110\\ 0_1_1_10_111\\ \end{array}$						
XINPUT + PLL1X XINPUT + PLL2X XINPUT + PLL4X XINPUT + PLL8X XINPUT + PLL16X	$\begin{array}{c} 0_1_1_00_011\\ 0_1_1_00_100\\ 0_1_1_00_101\\ 0_1_1_00_110\\ 0_1_1_00_111\\ \end{array}$	XTAL3 + PLL1X XTAL3 + PLL2X XTAL3 + PLL4X XTAL3 + PLL8X XTAL3 + PLL16X	$\begin{array}{c} 0_1_1_11_011\\ 0_1_1_11_100\\ 0_1_1_11_101\\ 0_1_1_11_11\\ 0_1_1_11_11\\ 0_1_1_11_11\end{array}$						

	Table 14: CLK Register Fields									
Bit	7	6	5	4	3	2	1	0		
Name	RESET	PLLENA	OSCENA	OSCM1	OSCM2	CLKSEL2	CLKSEL1	CLKSEL0		
RESET				Ef	fect	·	·			
0	Always write '0	' here unless yo	u intend to rese	t the chip.						
1	Same as a har	dware reset – re	boots the chip.							
PLLENA				Ef	fect					
0	Disables the P	LL circuit.								
1	Enables the PLL circuit. The PLL internally multiplies the XIN pin frequency by 16. OSCENA must be '1' to propagate the XIN signal to the PLL. The PLL's internal frequency must be kept within 64 MHz to 128 MHz – this translates to an XIN frequency range of 4 MHz to 8 MHz. Allow 100 µs for the PLL to stabilize before switching to one of its outputs via the CLKSEL bits. Once the OSC and PLL circuits are enabled and stabilized, you can switch freely among all clock sources by changing the CLKSEL bits.									
OSCENA	Effect									
0	Disables the O									
1	Enables the OSC circuit so that a clock signal can be input to XIN, or so that XIN and XOUT can function together as a feedback oscillator. The OSCM bits select the operating mode of the OSC circuit. Note that no external resistors or capacitors are required for crystals and resonators. Allow a crystal or resonator 10 ms to stabilize before switching to an OSC or PLL output via the CLKSEL bits. When enabling the OSC circuit, the PLL may be enabled at the same time so that they can share the stabilization period.									
OSCM1	OSCM2		esistance	XIN and XOU	T Capacitance	F	requency Rang	je		
0	0	Infi	nite	6 pF (pad only)	DC to 80 MHz	Input			
0	1	200	0 Ω	36	β pF	4 MHz to 16 MI	Hz Crystal/Reso	nator		
1	0	100	0 Ω	26	6 pF	8 MHz to 32 MI	Hz Crystal/Reso	nator		
1	1	500	Ω Ω	16	6 pF	20 MHz to 60 N	/IHz Crystal/Res	onator		
CLKSEL2	CLKSEL1	CLKSEL0	Master	r Clock	Source	Notes				
0	0	0	~12	MHz	Internal	No external parts (8 to 20 MHz))		
0	0	1	~20	kHz	Internal	No external par	rts, very low pow	ver (13-33 kHz)		
0	1	0	Х	IN	OSC	OSCENA must	be '1'			
0	1	1	XIN	× 1	OSC+PLL	OSCENA and I	PLLENA must b	e '1'		
1	0	0	XIN	× 2	OSC+PLL	OSCENA and I	PLLENA must b	e '1'		
1	0	1	XIN	× 4	OSC+PLL	OSCENA and I	PLLENA must b	e '1'		
1	1	0	XIN	× 8	OSC+PLL	OSCENA and I	PLLENA must be	e '1'		
1	1	1	XIN	× 16	OSC+PLL	OSCENA and I	PLLENA must b	e '1'		

5.0 MEMORY ORGANIZATION

5.1. Main Memory

The Main Memory is a block of 64 K bytes (16 K longs) that is accessible by all cogs as a mutually-exclusive resource through the Hub. It consists of 32 KB of RAM and 32 KB of ROM. Main memory is byte, word and long addressable. Words and longs are stored in little endian format; least-significant byte first.



5.1.1. Main RAM

The 32 KB of Main RAM is general purpose and is the destination of a Propeller Application either downloaded from a host or from the external 32 KB EEPROM.

5.1.2. Main ROM

The 32 KB of Main ROM contains all the code and data resources vital to the Propeller chip's function: character definitions, log, anti-log and sine tables, and the Boot Loader and Spin Interpreter.

5.1.3. Character Definitions


The first half of ROM is dedicated to a set of 256 character definitions. Each character definition is 16 pixels wide by 32 pixels tall. These character definitions can be used for video generation, graphical LCD's, printing, etc.

The character set is based on a North American / Western European layout, with many specialized characters added and inserted. There are connecting waveform and schematic building-block characters, Greek characters commonly used in electronics, and several arrows and bullets. (A corresponding Parallax True-Type Font is installed with and used by the Propeller Tool software, and is available to other Windows applications.)

The character definitions are numbered 0 to 255 from leftto-right, then top-to-bottom, per Figure 7 below. They are arranged as follows: Each pair of adjacent even-odd characters is merged together to form 32 longs. The first character pair is located in \$8000-\$807F. The second pair occupies \$8080-\$80FF, and so on, until the last pair fills \$BF80-\$BFFF.



Figure 7: Propeller Font Character Set



As shown in Figure 8, The character pairs are merged row-by-row such that each character's 16 horizontal pixels are spaced apart and interleaved with their neighbors' so that the even character takes bits 0, 2, 4, ...30, and the odd character takes bits 1, 3, 5, ...31. The leftmost pixels are in the lowest bits, while the rightmost pixels are in the highest bits. This forms a long for each row of pixels in the character pair. 32 such longs, building from top row down to bottom, make up the complete merged-pair definition. The definitions are encoded in this manner so that a cog's video hardware can handle the merged longs directly, using color selection to display either the even or the odd character.

Some character codes have inescapable meanings, such as 9 for Tab, 10 for Line Feed, and 13 for Carriage Return. These character codes invoke actions and do not equate to static character definitions. For this reason, their character definitions have been used for special four-color characters. These four-color characters are used for drawing 3-D box edges at run-time and are implemented as 16 x 16 pixel cells, as opposed to the normal 16 x 32 pixel cells. They occupy even-odd character pairs 0-1, 8-9, 10-11, and 12-13.

5.1.4. Math Function Tables

Base-2 Log and Anti-Log tables, each with 2048 unsigned words, facilitate converting values to and from exponent form to facilitate some operations; see the Propeller Manual for access instructions. Also, a sine table provides 2049 unsigned 16-bit sine samples spanning 0° to 90° inclusively (0.0439° resolution).

5.2. Cog RAM

As stated in Section 4.3, the Cog RAM is used for executable code, data, and variables, and the last 16 locations serve as interfaces to the System Counter, I/O pins, and local cog peripherals (see Table 15). Cog RAM is long-addressable only.

When a cog is booted up, locations 0 (\$000) through 495 (\$1EF) are loaded sequentially from Main RAM / ROM and its special purpose locations, 496 (\$1F0) through 511 (\$1FF), are cleared to zero. Each Special Purpose register may be accessed via its physical address, its predefined name, or indirectly in Spin via a register array variable SPR with an index of 0 to 15, the last four bits of the register's address.

	Table 15: Cog RAM Special Purpose Registers								
Cog R	Cog RAM Map			Name	Туре	Description			
			\$1F0	PAR	Read-Only ¹	Boot Parameter			
\$000			\$1F1	CNT	Read-Only ¹	System Counter			
			\$1F2	INA	Read-Only ¹	Input States for P31 - P0			
			\$1F3	INB	Read-Only ¹	Input States for P63- P32 ³			
			\$1F4	OUTA	Read/Write	Output States for P31 - P0			
	General Purpose		\$1F5	OUTB	Read/Write	Output States for P63 – P32 ³			
	Registers		\$1F6	DIRA	Read/Write	Direction States for P31 - P0			
	(496 x 32)		\$1F7	DIRB	Read/Write	Direction States for P63 - P32 ³			
			\$1F8	CTRA	Read/Write	Counter A Control			
			\$1F9	CTRB	Read/Write	Counter B Control			
			\$1FA	FRQA	Read/Write	Counter A Frequency			
\$IEF			\$1FB	FRQB	Read/Write	Counter B Frequency			
\$IF0	Special Purpose Registers		\$1FC	PHSA	Read/Write ²	Counter A Phase:			
\$IFF	(16 x 32)		\$1FD	PHSB	Read/Write ²	Counter B Phase			
		l	\$1FE	VCFG	Read/Write	Video Configuration			
			\$1FF	VSCL	Read/Write	Video Scale			

Note 1: Only accessible as a source register (i.e. MOV Dest, Source).

Note 2: Only readable as a Source Register (i.e. MOV *Dest, Source*); read-modify-write not possible as a Destination Register. **Note 3:** Reserved for future use.

6.0 PROGRAMMING LANGUAGES

The Propeller chip is programmed using two languages designed specifically for it: 1) Spin, a high-level object-based language, and 2) Propeller Assembly, a low-level, highly-optimized assembly language. There are many hardware-based commands in Propeller Assembly that have direct equivalents in the Spin language.

The Spin language is compiled by the Propeller Tool software into tokens that are interpreted at run time by the Propeller chip's built-in Spin Interpreter. The Propeller Assembly language is assembled into pure machine code by the Propeller Tool and is executed in its pure form at run time.

Propeller Objects can be written entirely in Spin or can use various combinations of Spin and Propeller Assembly. It is often advantageous to write objects almost entirely in Propeller Assembly, but at least two lines of Spin code are required to launch the final application.

6.1. Reserved Word List

All words listed are always reserved, whether programming in Spin or in Propeller Assembly. As of Propeller Tool v1.05:

	Table 16: Reserved Word List									
_CLKFREQ ^s	COGINIT ^d	IF_C_AND_NZ ^a		NOP ^a	REPEAT ^S	TRUE ^d				
_CLKMODE ^s	COGNEW ^S	IF_C_AND_Z ^a	LOCKRET	NOT ^s	RES ^a	TRUNC ^S				
_FREE ^s	COGSTOP ^d	IF_C_EQ_Z ^a	LOCKSET ^d	NR ^a	RESULT ^S	UNTIL ^S				
_STACK ^S	CON ^S	IF_C_NE_Z ^a	LONG ^S	OBJ ^s	RET ^a	VAR ^s				
_XINFREQ ^s	CONSTANT ^S	IF_C_OR_NZ ^a	LONGFILL ^S	ONES ^a #	RETURN ^S	VCFG ^d				
ABORT ^S	CTRA	IF_C_OR_Z ^a	LONGMOVE ^S	OR^{d}	REV ^a	VSCL ^d				
ABS ^a	CTRB ^d	IF_E ^a	LOOKDOWN ^S	ORG ^a	ROL ^a	WAITCNT				
ABSNEG ^a	DAT ^s	IF_NC ^a	LOOKDOWNZ ^S	OTHER ^s		WAITPEQ ^d				
ADD ^a	DIRAd		LOOKUP ^s	OUTAd		WAITPNE				
ADDABS ^a	DIRB ^{d#}	IF_NC_AND_Z ^a	LOOKUPZ ^S	OUTB ^{d#}	SAR ^a	WAITVID ^d				
ADDS ^a	DJNZ ^a	IF_NC_OR_NZ ^a	MAX ^a	PAR ^d .	SHL ^a	WC ^a				
ADDSX ^a	ELSE ^s	IF_NC_OR_Z ^a	MAXS ^a	PHSAd		WHILE ^S				
ADDX ^a	ELSEIF ^s	IF_NE ^a	MIN ^a	PHŞB ^d	SPR ^s	WORD ^S				
and	ELSEIFNOT ^S	IF_NEVER ^a	MINS ^a	PI ^d		WORDFILL ^S				
andn ^a	ENC ^{a#}	IF_NZ ^a	MOV ^a	PLL1X ^s	STRCOMP ^S	WORDMOVE ^S				
BYTE ^s	FALSE ^d	IF_NZ_AND_C ^a	MOVD ^a	PLL2X ^s	STRING ^S	WR ^a				
BYTEFILL ^S	FILE ^s	IF_NZ_AND_NC ^a	MOVI ^a	PLL4X ^s		WRBYTE ^a				
BYTEMOVE ^S	FIT ^a	IF_NZ_OR_C ^a	MOVS	PLL8X ^s		WRLONG ^a				
CALL ^a	FLOAT ^S	IF_NZ_OR_NC ^a	MUL ^{a#}	PLL16X ^s		WRWORD ^a				
CASE ^s	FROM	IF_Z ^a	MULS ^{a#}	POSX ^d		WZ ^a				
CHIPVER ^s	FRQA	IF_Z_AND_C ^a	MUXC ^a	PRI ^s	SUBSX ^a	XINPUT ^S				
CLKFREQ ^s	FRQB ^d	IF_Z_AND_NC ^a	MUXNC ^a	PUB ^s	SUBX ^a	XOR ^a				
CLKMODĘ ^s	HUBOP ^a	IF_Z_EQ_C ^a	MUXNZ ^a	QUIT ^S	SUMC ^a	XTAL1 ^s				
CLKSET ^d	IF ^s	IF_Z_NE_C ^a	MUXZ ^a	RCFAST ^S	SUMNC ^a	XTAL2 ^s				
CMP ^a	IFNOT ^S	IF_Z_OR_C ^a	NEG ^a	RCL ^a	SUMNZ ^a	XTAL3 ^s				
CMPS ^a	IF_A ^a	IF_Z_OR_NC ^a	NEGC ^a	RCR ^a	SUMZ ^a					
CMPSUB ^a	IF_AE ^a	INA	NEGNC ^a	RCSLOW ^s	TEST ^a					
CMPSX ^a	IF_ALWAYS ^a	INB ^{d#}	NEGNZ ^a	RDBYTE ^a	TESTN ^a					
CMPX ^a	IF_B ^a	JMP ^a	NEGX ^d	RDLONG ^a	TJNZ ^a					
CNT ^d	IF_BE ^a	JMPRET ^a	NEGZ ^a		TJZ ^a					
COGID ^d	IF_C ^a	LOCKCLR ^d	NEXT ^S	REBOOT ^S	TO ^s					

a = Assembly element; s = Spin element; d = dual (available in both languages); # = reserved for future use

6.1.1. Words Reserved for Future Use

- **DIRB**, **INB**, and **OUTB**: Reserved for future use with a possible 64 I/O pin model. When used with the P8X32A, these labels can be used to access Cog RAM at those locations for general-purpose use.
- ENC, MUL, MULS, ONES: Use with the current P8X32A architecture yields indeterminate results.

Math and Logic Operators 6.2.

	-					Logic Operators
1	Оре	rator	Constant Expressions ³			
Level ¹	Normal	Assign ²	Integer	Float	Is Unary	Description
		always			✓	Pre-decrement (X) or post-decrement (X).
	++	always			✓	Pre-increment (++X) or post-increment (X++).
	~	always			✓	Sign-extend bit 7 (~X) or post-clear to 0 (X~).
Highest (0)	~~	always			✓	Sign-extend bit 15 (~~X) or post-set to -1 (X~~).
(0)	?	always			✓	Random number forward (?X) or reverse (X?).
	e	never	~		✓	Symbol address.
	66	never			✓	Object address plus symbol.
	+	never	~	✓	✓	Positive (+X); unary form of Add.
	-	if solo	✓	✓	✓	Negate (-X); unary form of Subtract.
	~^	if solo	~	✓	✓	Square root.
1	- 11	if solo	~	✓	✓	Absolute value.
	<	if solo	~		✓	Bitwise: Decode 0 – 31 to long w/single-high-bit.
	>	if solo	~		✓	Bitwise: Encode long to 0 – 32; high-bit priority.
	!	if solo	~		✓	Bitwise: NOT.
	<-	<-=	~			Bitwise: Rotate left.
	->	->=	~			Bitwise: Rotate right.
2	~~	<<=	~			Bitwise: Shift left.
2	>>	>>=	✓			Bitwise: Shift right.
	~>	~>=	✓			Shift arithmetic right.
	><	><=	✓			Bitwise: Reverse.
3	&	&=	✓			Bitwise: AND.
4		=	✓			Bitwise: OR.
4	^	^=	✓			Bitwise: XOR.
	*	*=	~	✓		Multiply and return lower 32 bits (signed).
5	**	**=	~			Multiply and return upper 32 bits (signed).
5	/	/=	~	~		Divide (signed).
	11	//=	~			Modulus (signed).
6	+	+=	~	~		Add.
0	-	-=	~	~		Subtract.
7	#>	#>=	~	~		Limit minimum (signed).
I	<#	<#=	~	~		Limit maximum (signed).
	<	<=	✓	✓		Boolean: Is less than (signed).
	>	>=	~	~		Boolean: Is greater than (signed).
8	~	<>=	~	✓		Boolean: Is not equal.
0	==	===	✓	✓		Boolean: Is equal.
	=<	=<=	~	~		Boolean: Is equal or less (signed).
	=>	=>=	~	✓		Boolean: Is equal or greater (signed).
9	NOT	if solo	~	✓	~	Boolean: NOT (promotes non-0 to -1).
10	and	and=	~	✓		Boolean: AND (promotes non-0 to -1).
11	OR	OR=	~	✓		Boolean: OR (promotes non-0 to -1).
Lowest	=	always	n/a ³	n/a³		Constant assignment (CON blocks).
(12)	:=	always	n/a ³	n/a ³		Variable assignment (PUB/PRI blocks).

¹ Precedence level: higher-level operators evaluate before lower-level operators. Operators in same level are commutable; evaluation order does not matter. ² Assignment forms of binary (non-unary) operators are in the lowest precedence (level 12). ³ Assignment forms of operators are not allowed in constant expressions.

6.3. Spin Language Summary Table

Spin Command	Returns Value	Description
RBORT (Value)	✓	Exit from PUB/PRI method using abort status with optional return value.
BYTE Symbol ([Count])		Declare byte-sized symbol in VAR block.
⟨Symbol⟩ BYTE Data ⟨[Count]⟩		Declare byte-aligned and/or byte-sized data in DRT block.
BYTE [BaseAddress] ([Offset])	~	Read/write byte of main memory.
Symbol.BYTE ([Offset])	✓	Read/write byte-sized component of word/long-sized variable.
BYTEFILL (StartAddress, Value, Count)		Fill bytes of main memory with a value.
BYTEMOVE (DestAddress, SrcAddress, Count)		Copy bytes from one region to another in main memory.
CRSE CaseExpression → MatchExpression : → Statement(s) (→ MatchExpression : → Statement(s))		Compare expression against matching expression(s), execute code block if match found. <i>MatchExpression</i> can contain a single expression or multiple comma- delimited expressions. Expressions can be a single value (ex: 10) or a
<pre>〈→ OTHER : → Statement(s)〉</pre>		range of values (ex: 1015).
CHIPVER	✓	Version number of the Propeller chip (Byte at \$FFFF)
CLKFREQ	✓	Current System Clock frequency, in Hz (Long at \$0000)
CLKMODE	✓	Current clock mode setting (Byte at \$0004)
CLKSET (Mode, Frequency)		Set both clock mode and System Clock frequency at run time.
CNT	✓	Current 32-bit System Counter value.
COGID	✓	Current cog's ID number; 0-7.
COGINIT (CogID, SpinMethod (ParameterList)), StackPointer)		Start or restart cog by ID to run Spin code.
COGINIT (CogID, AsmAddress, Parameter)		Start or restart cog by ID to run Propeller Assembly code.
COGNEW (SpinMethod ((ParameterList)), StackPointer)	~	Start new cog for Spin code and get cog ID; 0-7 = succeeded, -1 = failed.
COGNEW (AsmAddress, Parameter)	*	Start new cog for Propeller Assembly code and get cog ID; 0-7 = succeeded, -1 = failed.
COGSTOP (CogID)		Stop cog by its ID.
$\begin{array}{l} \text{CON} \\ \text{Symbol} = Expr \left\langle ((, \Box)) \right\rangle \text{Symbol} = Expr \right\rangle \dots \\ \text{CON} \end{array}$		Declare symbolic, global constants.
# <i>Expr</i> ((, \vdash →)) Symbol \langle [Offset] \rangle \langle ((, \vdash →)) Symbol \langle [Offset] \rangle		Declare global enumerations (incrementing symbolic constants).
$\begin{array}{c} \text{CON} \\ \text{Symbol } \left< \left[\text{Offset} \right] \right> \left< \left(\left(, \left \begin{array}{c} {} \\ {} \end{array} \right) \right) \text{ Symbol } \left< \left[\text{Offset} \right] \right> \right\rangle \end{array}$		Declare global enumerations (incrementing symbolic constants).
CONSTRNT (ConstantExpression)	~	Declare in-line constant expression to be completely resolved at compile time.
CTRA	~	Counter A Control register.
CTRB	~	Counter B Control register.
DAT (Symbol) Alignment (Size) (Data) ([Count]) (,(Size) Data ([Count]))		Declare table of data, aligned and sized as specified.
DAT 〈Symbol〉〈Condition〉 Instruction 〈Effect(s)〉		Denote Propeller Assembly instruction.
DIRA ([Pin(s)])	✓	Direction register for 32-bit port A. Default is 0 (input) upon cog startup.
FILE "FileName"		Import external file as data in DAT block.
FLORT (IntegerConstant)	✓	Convert integer constant expression to compile-time floating-point value in any block.
FRQA	*	Counter A Frequency register.
FRQB	✓	Counter B Frequency register.

Spin Command	Returns Value	Description
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Funde	Test condition(s) and execute block of code if valid. IF and ELSEIF each test for TRUE. IFNOT and ELSEIFNOT each test for
→ $IselfStatement(s)$ $\langle ELSE$ → $IseStatement(s) \rangle$		FALSE.
INR $\langle [Pin(s)] \rangle$	*	Input register for 32-bit ports A.
LOCKCLR (ID)	~	Clear semaphore to false and get its previous state; TRUE or FALSE.
LOCKNEW	✓	Check out new semaphore and get its ID; 0-7, or -1 if none were available.
LOCKRET (ID)		Return semaphore back to semaphore pool, releasing it for future LOCKNEW requests.
LOCKSET (ID)	✓	Set semaphore to true and get its previous state; TRUE or FALSE .
LONG Symbol ([Count])		Declare long-sized symbol in VAR block.
<symbol> LONG Data <[Count]></symbol>		Declare long-aligned and/or long-sized data in DAT block.
LONG [BaseAddress] ([Offset])	1	Read/write long of main memory.
LONGFILL (StartAddress, Value, Count)		Fill longs of main memory with a value.
LONGMOVE (DestAddress, SrcAddress, Count)		Copy longs from one region to another in main memory.
LOOKDOWN (Value: ExpressionList)	✓	Get the one-based index of a value in a list.
LOOKDOWNZ (Value: ExpressionList)	✓	Get the zero-based index of a value in a list.
LOOKUP (Index: ExpressionList)	✓	Get value from a one-based index position of a list.
LOOKUPZ (Index: ExpressionList)	✓	Get value from a zero-based index position of a list.
NEXT		Skip remaining statements of REPEAT loop and continue with the next loop iteration.
OBJ Symbol 〈[Count]〉: "Object" 〈 ֒→ Symbol 〈[Count]〉: "Object"〉		Declare symbol object references.
OUTA ([Pin(s)])	✓	Output register for 32-bit port A. Default is 0 (ground) upon cog startup.
PAR	✓	Cog Boot Parameter register.
PHSA	√	Counter A Phase Lock Loop (PLL) register.
PHSB	✓	Counter B Phase Lock Loop (PLL) register.
PRI Name ((Par (,Par))) (:RVal) (LVar ([Cnt])) (,LVar ([Cnt])) SourceCodeStatements		Declare private method with optional parameters, return value and local variables.
PUB Name 〈 (Par 〈, Par〉) 〉 〈: RVal〉 〈 LVar 〈 [Cnt] 〉〉 〈, LVar 〈 [Cnt] 〉 SourceCodeStatements		Declare public method with optional parameters, return value and local variables.
QUIT		Exit from REPERT loop immediately.
REBOOT		Reset the Propeller chip.
REPEAT ⟨Count⟩ →I Statement(s)		Execute code block repetitively, either infinitely, or for a finite number of iterations.
REPEAT Variable FROM Start TO Finish ⟨STEP Delta⟩ →I Statement(s)		Execute code block repetitively, for finite, counted iterations.
REPEAT ((UNTIL WHILE)) Condition(s) → Statement(s)		Execute code block repetitively, zero-to-many conditional iterations.
REPERT → Statement(s) ((UNTIL ¦ WHILE)) Condition(s)		Execute code block repetitively, one-to-many conditional iterations.
RESULT	1	Return value variable for PUB/PRI methods.
RETURN (Value)	1	Exit from PUB/PRI method with optional return Value.
ROUND (FloatConstant)	~	Round floating-point constant to the nearest integer at compile-time, in any block.
SPR [Index]	~	Special Purpose Register array.
STRCOMP (StringAddress1, StringAddress2)	✓	Compare two strings for equality.
STRING (StringExpression)	1	Declare in-line string constant and get its address.

Spin Command	Returns Value	Description
STRSIZE (StringAddress)	1	Get size, in bytes, of zero-terminate string.
TRUNC (FloatConstant)	~	Remove fractional portion from floating-point constant at compile-time, in any block.
VAR Size Symbol ⟨[Count]⟩ ⟨((, ¦ ↦ Size)) Symbol ⟨[Count]⟩⟩		Declare symbolic global variables.
VCFG	1	Video Configuration register.
VSCL	1	Video Scale register.
WRITCNT (Value)		Pause cog's execution temporarily.
WRITPEQ (State, Mask, Port)		Pause cog's execution until I/O pin(s) match designated state(s).
WRITPNE (State, Mask, Port)		Pause cog's execution until I/O pin(s) do not match designated state(s).
WRITVID (Colors, Pixels)		Pause cog's execution until its Video Generator is available for pixel data.
WORD Symbol ([Count])		Declare word-sized symbol in VAR block.
<pre> {Symbol} WORD Data <[Count] } </pre>		Declare word-aligned and/or word-sized data in DAT block.
WORD [BaseAddress] ([Offset])	1	Read/write word of main memory.
Symbol.WORD ([Offset])	1	Read/write word-sized component of long-sized variable.
WORDFILL (StartAddress, Value, Count)		Fill words of main memory with a value.
WORDMOVE (DestAddress, SrcAddress, Count)		Copy words from one region to another in main memory.

6.3.1. Constants

	Constants (pre-defined)								
Constant ¹		Description							
_CLKFREQ	Settable in Top Object File to spec	cify System Clock free	quency.						
_CLKMODE	Settable in Top Object File to spec	cify application's clock	k mode.						
_XINFREQ	Settable in Top Object File to spec	cify external crystal fre	equency.						
_FREE	Settable in Top Object File to spec	cify application's free	space.						
_STACK	Settable in Top Object File to spec	cify application's stacl	< space.						
TRUE	Logical true:	-1	(\$FFFFFFF)						
FALSE	Logical false:	0	(\$0000000)						
POSX	Max. positive integer:	2,147,483,647	(\$7FFFFFF)						
NEGX	Max. negative integer:	-2,147,483,648	(\$8000000)						
PI	Floating-point PI:	≈ 3.141593	(\$40490FDB)						
RCFAST	Internal fast oscillator:	\$0000001	(%0000000001)						
RCSLOW	Internal slow oscillator:	\$0000002	(%0000000010)						
XINPUT	External clock/oscillator:	\$0000004	(%0000000100)						
XTAL1	External low-speed crystal:	\$0000008	(%0000001000)						
XTAL2	External medium-speed crystal:	\$00000010	(%0000010000)						
XTAL3	External high-speed crystal:	\$0000020	(%0000100000)						
PLL1X	External frequency times 1:	\$00000040	(%00001000000)						
PLL2X	External frequency times 2:	\$0000080	(%0001000000)						
PLL4X	External frequency times 4:	\$00000100	(%0010000000)						
PLL8X	External frequency times 8:	\$00000200	(%0100000000)						
PLL16X	External frequency times 16:	\$00000400	(%100000000)						

¹ "Settable" constants are defined in Top Object File's CON block. See Valid Clock Modes for _CLKMODE. Other settable constants use whole numbers.

6.4. Propeller Assembly Instruction Table

The Propeller Assembly Instruction Table lists the instruction's 32-bit opcode, outputs and number of clock cycles. The opcode consists of the instruction bits (iiiii), the "effect" status for the Z flag, C flag, result and indirect/immediate status (zcri), the conditional execution bits (cccc), and the destination and source bits (dddddddd and sssssss). The meaning of the Z and C flags, if any, is shown in the Z Result and C Result fields; indicating the meaning of a 1 in those flags. The Result field (**R**) shows the instruction's default behavior for writing (1) or not writing (0) the instruction's result value. The Clocks field shows the number of clocks the instruction requires for execution.

- \emptyset 1 Zeros (0) and ones (1) mean binary 0 and 1.
- i Lower case "i" denotes a bit that is affected by immediate status.
- d s Lower case "d" and "s" indicate destination and source bits.
- ? Question marks denote bits that are dynamically set by the compiler.
- --- Hyphens indicate items that are not applicable or not important.
- .. Double-periods represent a range of contiguous values.

iiiiii	zcri	cccc	ddddddd	SSSSSSSS	Instruc	tion	Description	Z Result	C Result	R	Clocks
000000	000i	1111	dddddddd	SSSSSSSS	WRBYTE	D,S	Write D[70] to main memory byte S[150]	-	-	0	823 *
000000	001i	1111	dddddddd	SSSSSSSSS	RDBYTE	D,S	Read main memory byte S[150] into D (0- extended)	Result = 0	-	1	823 *
000001	000i	1111	dddddddd	SSSSSSSSS	WRWORD	D,S	Write D[150] to main memory word S[151]	-	-	0	823 *
000001	001i	1111	dddddddd	SSSSSSSSS	RDWORD	D,S	Read main memory word S[151] into D (0- extended)	Result = 0	-	1	823 *
000010	000i	1111	dddddddd	SSSSSSSSS	WRLONG	D,S	Write D to main memory long S[152]	-	-	0	823 *
000010	001i	1111	dddddddd	SSSSSSSSS	RDLONG	D,S	Read main memory long S[152] into D	Result = 0	-	1	823 *
000011	000i	1111	dddddddd	ssssssss	HUBOP	D,S	Perform hub operation according to S	Result = 0	-	0	823 *
000011	0001	1111	dddddddd	000	CLKSET	D	Set the global CLK register to D[70]	-	-	0	823 *
000011	0011	1111	dddddddd	001	COGID	D	Get this cog number (07) into D	ID = 0	0	1	823 *
000011	0001	1111	dddddddd	010	COGINIT	D	Initialize a cog according to D	ID = 0	No cog free	0	823 *
000011	0001	1111	dddddddd	011	COGSTOP	D	Stop cog number D[20]	Stopped ID = 0	No Cog Free	0	823 *
000011	0011	1111	dddddddd	100	LOCKNEW	D	Checkout a new LOCK number (07) into D	ID = 0	No lock free	1	823 *
000011	0001	1111	dddddddd	101	LOCKRET	D	Return lock number D[20]	ID = 0	No lock free	0	823 *
000011	0001	1111	dddddddd	110	LOCKSET	D	Set lock number D[20]	ID = 0	Prior lock state	0	823 *
000011	0001	1111	dddddddd	111	LOCKCLR	D	Clear lock number D[20]	ID = 0	Prior lock state	0	823 *
000100	001i	1111	dddddddd	SSSSSSSS	MUL	D,S	Multiply unsigned D[150] by S[150]	Result = 0	-	1	future
000101	001i	1111	dddddddd	SSSSSSSS	MULS	D,S	Multiply signed D[150] by S[150]	Result = 0	-	1	future
000110	001i	1111	dddddddd	SSSSSSSS	ENC	D,S	Encode magnitude of S into D, result = 031	Result = 0	-	1	future
000111	001i	1111	dddddddd	SSSSSSSS	ONES	D,S	Get number of 1's in S into D, result = 031	Result = 0	-	1	future
001000	001i	1111	dddddddd	SSSSSSSS	ROR	D,S	Rotate D right by S[40] bits	Result = 0	D[0]	1	4
001001	001i	1111	dddddddd	SSSSSSSSS	ROL	D,S	Rotate D left by S[40] bits	Result = 0	D[31]	1	4
001010	001i	1111	dddddddd	SSSSSSSSS	SHR	D,S	Shift D right by S[40] bits, set new MSB to 0	Result = 0	D[0]	1	4
001011	001i	1111	dddddddd	SSSSSSSSS	SHL	D,S	Shift D left by S[40] bits, set new LSB to 0	Result = 0	D[31]	1	4
001100	001i	1111	dddddddd	SSSSSSSS	RCR	D,S	Rotate carry right into D by S[40] bits	Result = 0	D[0]	1	4
001101	001i	1111	dddddddd	SSSSSSSS	RCL	D,S	Rotate carry left into D by S[40] bits	Result = 0	D[31]	1	4
001110	001i	1111	dddddddd	SSSSSSSSS	SAR	D,S	Shift D arithmetically right by S[40] bits	Result = 0	D[0]	1	4
001111	001i	1111	dddddddd	SSSSSSSSS	REV	D,S	Reverse 32–S[40] bottom bits in D and 0- extend	Result = 0	D[0]	1	4
010000	001i	1111	dddddddd	ssssssss	MINS	D,S	Set D to S if signed (D < S)	S = 0	Signed (D < S)	1	4
010001	001i	1111	dddddddd	SSSSSSSSS	MAXS	D,S	Set D to S if signed (D => S)	S = 0	Signed (D < S)	1	4
010010	001i	1111	dddddddd	SSSSSSSSS	MIN	D,S	Set D to S if unsigned (D < S)	S = 0	Unsigned (D < S)	1	4
010011	001i	1111	dddddddd	sssssss	MAX	D,S	Set D to S if unsigned (D => S)	S = 0	Unsigned (D < S)	1	4
010100	001i	1111	dddddddd	SSSSSSSSS	MOVS	D,S	Insert S[80] into D[80]	Result = 0	-	1	4
010101	001i	1111	dddddddd	SSSSSSSSS	MOVD	D,S	Insert S[80] into D[179]	Result = 0	-	1	4
010110	001i	1111	dddddddd	SSSSSSSSS	MOVI	D,S	Insert S[80] into D[3123]	Result = 0	-	1	4
010111	001i	1111	dddddddd	SSSSSSSSS	JMPRET	D,S	Insert PC+1 into D[80] and set PC to S[80]	Result = 0	-	1	4
010111	000i	1111		SSSSSSSS	JMP	S	Set PC to S[80]	Result = 0	-	0	4

010111 0011 1111 ??????? sssssss CRLL #S Like JMPRET, but assembler handles details Result = 0 - 011000 0001 1111 dddddddd ssssssss TEST D, S AND S with D to affect flags only D = 0 Parity of Re 011000 0001 1111 dddddddd ssssssss TEST D, S AND S with D to affect flags only Result = 0 Parity of Re 011000 0011 1111 dddddddd ssssssss TEST D, S AND S into D Result = 0 Parity of Re 011001 0011 1111 dddddddd ssssssss OR D, S AND S into D Result = 0 Parity of Re 011010 0011 1111 dddddddd ssssssss VXC D, S Copy C to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd ssssssss MUXC D, S Copy C to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd sssssssss MUXZ D, S <th>sult 0 sult 1 row 1 row 1 row 1 row 1</th> <th>0 4 0 4 0 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4</th>	sult 0 sult 1 row 1 row 1 row 1 row 1	0 4 0 4 0 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4
011000 0001 1111 dddddddd ssssss TEST D, S AND S with D to affect flags only D = 0 Parity of Re 011001 0001 1111 dddddddd sssssss FRND D, S AND S into D Result = 0 Parity of Re 011001 0011 1111 dddddddd sssssss OR AND S into D Result = 0 Parity of Re 011010 0011 1111 dddddddd sssssss OR S into D Result = 0 Parity of Re 011010 0011 1111 dddddddd sssssss OR D, S COR S into D Result = 0 Parity of Re 011100 0011 1111 dddddddd sssssss NUXC D, S Copy I C to bits in D using S as mask Result = 0 Parity of Re 011110 0011 1111 dddddddd sssssss NUXNZ D, S Copy I C to bits in D using S as mask Result = 0 Parity of Re 011111 011111 ddddddddd sssssss SUB	Sult Ø sult Ø sult 1 row 1 row 2 1 row 1 row 1	0 4 0 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4
011001 0001 1111 dddddddd ssssss TESTN 0, S AND IS Into D to affect flags only Result = 0 Parity of Re 011000 0011 1111 dddddddd sssssss RND D, S AND IS Into D Result = 0 Parity of Re 011001 0011 1111 dddddddd sssssss RND D, S AND IS Into D Result = 0 Parity of Re 011001 0011 1111 dddddddd sssssss RND D, S OR S into D Result = 0 Parity of Re 011101 0011 1111 ddddddddd sssssss NUXC D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 ddddddddd sssssss MUXC D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd sssssss NUXC D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 011111 ddddddddd	sult 0 sult 1 row 1 row 1 row 1 row 1	0 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4
011000 0011 1111 dddddddd ssssss ND D, S AND S into D Result = 0 Parity of Re 011001 0011 1111 dddddddd sssssss ND D, S AND S into D Result = 0 Parity of Re 011010 0011 1111 dddddddd sssssss NR D, S OR S into D Result = 0 Parity of Re 011010 0011 1111 dddddddd sssssss NUX D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 ddddddddd ssssssss MUXNZ D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 ddddddddd sssssss MUXNZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd dsssssss MUXNZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 100000 0011 1111 ddddddddd ssssssss <td>sult 1 sult 1 arry 1 arry 1 rrow 1 <s)< td=""> 0 rry 1 arry 1 arry 1 arry 1 arry 1</s)<></td> <td>L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4</td>	sult 1 arry 1 arry 1 rrow 1 <s)< td=""> 0 rry 1 arry 1 arry 1 arry 1 arry 1</s)<>	L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4
011001 0011 1111 dddddddd sssssss RNN D, S AND IS into D Result = 0 Parity of Re 011001 0011 1111 dddddddd sssssss OR D, S OR S into D Result = 0 Parity of Re 011010 0011 1111 dddddddd sssssss NOR D, S Copy C to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd sssssss HUXC D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd sssssss HUXC D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011101 1011 1111 dddddddd sssssss HUXZ D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011101 1111 dddddddd ssssssss SUB D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 100001 0011 1111 dddddddd ssssssss SUB D, S Copy IC to bi	sult 1 rrow 1 rrow 1 row 1 row 1 row 1 row 1 row 1	1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4
011010 0011 1111 dddddddd sssssss 0R D, S OR S into D Result = 0 Parity of Re 011010 0011 1111 dddddddd sssssss XOR D, S XOR S into D Result = 0 Parity of Re 011010 0011 1111 dddddddd sssssss MUXC D, S Copy C to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd ssssssss MUXZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 011111 0011 1111 dddddddd ssssssss RDD D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 011010 0111 1111 dddddddd ssssssss SUB D, S Add S into D D + S = 0 Unsigned C 100000 0011 1111 dddddddd ssssssss SUB D, S Subtract Assolute S from D D + S = 0 Unsigned Co 100010 0011 1111 ddddd	sult 1 arry 1 rrow 1 <s)< td=""> 0 rry¹ 1 row² 1 dow 1</s)<>	L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4
011011 0011 1111 dddddddd sssssss XOR D,S XOR Sinto D Result = 0 Party of Re 011100 0011 1111 dddddddd sssssss MUXC D,S Copy C to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd sssssss MUXC D,S Copy C to bits in D using S as mask Result = 0 Parity of Re 011111 0011 1111 dddddddd sssssss MUXZ D,S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 011111 0011 1111 dddddddd sssssss MUXZ D,S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 100000 0011 1111 ddddddddddd ssssssss SUB D,S Add Sinto D D + S = 0 Unsigned CD 100010 0011 1111 dddddddd ssssssss SUB D,S Subtract absolute S into D D + S = 0 Signed Over 100010 0011	sult 1 rrow 1 row ² 1 row ² 1 row 1	I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4 I 4
011100 0011 1111 dddddddd sssssss MUXC D, S Copy C to bits in D using S as mask Result = 0 Parity of Re 011101 0011 1111 dddddddd sssssss MUXNC D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011110 0011 1111 dddddddd sssssss MUXNC D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011110 0011 1111 dddddddd sssssss MUXNZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 100000 0011 1111 dddddddd sssssss SUB D, S Subtract S from D D + S = 0 Unsigned CD 100001 0011 1111 dddddddd sssssss SUB D, S Subtract S from D D + S = 0 Unsigned CD 100010 0011 1111 dddddddd sssssss SUBRC D, S Sum either -S if C or -S if IC into D D ± S = 0 Signed Over 100101<	sult 1 sult 1 sult 1 sult 1 arry 1 rrow 1 c <s)< th=""> 0 rry¹ 1 row² 1 flow 1</s)<>	L 4 L 4 L 4 L 4 L 4 D 4 L 4 L 4 L 4
011101 0011 1111 dddddddd sssssss MUXN D, S Copy IC to bits in D using S as mask Result = 0 Parity of Re 011110 0011 1111 dddddddd sssssss MUXZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 011111 0011 1111 dddddddd sssssss MUXNZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 010000 0011 1111 dddddddd ssssssss MUXNZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 100001 0011 1111 ddddddddd sssssss SUB D, S Copy IZ to bits in D using S as mask Result = 0 Unsigned CD 100001 0011 1111 ddddddddd sssssss SUB D, S Compare D to S D = S Unsigned CD 100010 0011 1111 dddddddd ssssssss SUB D, S Subtract absolute S from D D - [S] = 0 Unsigned OC 1	sult 1 sult 1 sult 1 arry 1 row 1 < S) 0 rry 1 row 1 arry 1 row 1 arry 1 arry 1 arry 1	1 4 1 4 1 4 1 4 1 4 0 4 1 4 1 4 1 4 1 4
Oll 110 Oll 1 1111 dddddddd Secopy Z to bits in D using S as mask Result = 0 Parity of Re 011110 0011 1111 dddddddd sssssss MUXZ D, S Copy Z to bits in D using S as mask Result = 0 Parity of Re 100000 0011 1111 dddddddd sssssss MUXZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 100000 0011 1111 dddddddd sssssss SUB D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 100001 0011 1111 ddddddddd sssssss SUB D, S Subtract S from D D - S = 0 Unsigned DC 100010 0011 1111 dddddddd sssssss SUBRBS D, S Subtract absolute S from D D - S = 0 Unsigned DC 100101 0011 1111 dddddddd sssssss SUMC D, S Sum either -S if C or S if IC into D D ± S = 0 Signed Over 100101 0011 1111ddddddddd	sult 1 sult 1 arry 1 row 1 < S) 0 rry1 1 row2 1 arrow3 1	L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4
011111 0011 1111 dddddddd sssssss MUXNZ D, S Copy IZ to bits in D using S as mask Result = 0 Parity of Re 100000 0011 1111 dddddddd ssssssss RDD D, S Add S into D D + S = 0 Unsigned C 100001 0011 1111 dddddddd ssssssss SUB D, S Subtract S from D D - S = 0 Unsigned C 100001 0001 1111 dddddddd ssssssss CMP D, S Compare D to S D = S Unsigned C 100010 0011 1111 dddddddd ssssssss SUBRS D, S Subtract absolute S into D D + S = 0 Unsigned C 100010 0011 1111 dddddddd ssssssss SUMC D, S Sum either S if C or S if !C into D D ± S = 0 Signed Over 100100 0011 1111 dddddddd ssssssss SUMZ D, S Sum either S if C or S if !C into D D ± S = 0 Signed Over 100101 0011 1111	sult 1 arry 1 row 1 < S) 0 rry ¹ 1 row ² 1 dow 1	L 4 L 4 L 4 L 4 L 4 L 4 L 4 L 4
100000 0011 1111 dddddddd sssssss RDD D, S Add S into D D + S = 0 Unsigned C 100001 0011 1111 dddddddd sssssss SUB D, S Subtract S from D D - S = 0 Unsigned C 100001 0001 1111 dddddddd sssssss CMP D, S Compare D to S D = S Unsigned C 100010 0011 1111 dddddddd sssssss SUBRS D, S Add absolute S into D D + S = 0 Unsigned C 100010 0011 1111 dddddddd sssssss SUBRS D, S Subtract absolute S from D D + S = 0 Unsigned C 100100 0011 1111 dddddddd sssssss SUBRS D, S Subtract absolute S from D D + S = 0 Signed Over 100101 0011 1111 dddddddd sssssss SUMC D, S Sum either -S if C or S if !C into D D ± S = 0 Signed Over 100101 0011 1111ddddddddd ss	arry 1 row 1 < S)	1 4 1 4 2 4 1 4 1 4 1 4 1 4
100001 001i 1111 dddddddd sssssss SUB D, S Subtract S from D D - S = 0 Unsigned Ba 100001 000i 1111 dddddddd sssssss CMP D, S Compare D to S D = S Unsigned Ba 100010 001i 1111 dddddddd sssssss SUBRBS D, S Add absolute S into D D + S = 0 Unsigned Ca 100010 001i 1111 dddddddd sssssss SUBRBS D, S Subtract absolute S into D D + S = 0 Unsigned Ca 100010 001i 1111 dddddddd sssssss SUBRS D, S Subtract absolute S from D D + S = 0 Unsigned Ca 100101 001i 1111 dddddddd sssssss SUMC D, S Sum either S if C or S if !C into D D ± S = 0 Signed Over 100101 001i 1111 dddddddd sssssss SUMZ D, S Sum either S if Z or S if !Z into D D ± S = 0 Signed Over 100100 001i 1111 </td <td>row 1 < S)</td> 0 rry ¹ 1 row ² 1 flow 1	row 1 < S)	1 4 0 4 1 4 1 4
100001 000i 1111 dddddddd sssssss CMP D, S Compare D to S D = S Unsigned (D 100010 001i 1111 dddddddd sssssss ADDRBS D, S Add absolute S into D D + S = 0 Unsigned Ca 100011 001i 1111 dddddddd sssssss SUBRBS D, S Subtract absolute S into D D + S = 0 Unsigned Ca 100010 001i 1111 dddddddd sssssss SUBRS D, S Subract absolute S into D D + S = 0 Unsigned Ca 100100 001i 1111 dddddddd sssssss SUMC D, S Sum either -S if C or -S if !C into D D ± S = 0 Signed Over 100110 001i 1111 dddddddd sssssss SUMZ D, S Sum either -S if Z or S if !Z into D D ± S = 0 Signed Over 100111 001i 1111 dddddddd sssssss SUMZ D, S Set D to S Result = 0 Signed Over 101010 01i 1111	< S) 0 rry ¹ 1 row ² 1 flow 1	0 4 1 4 1 4
100010 0011 1111 dddddddd sssssss RDDRBS D,S Add absolute S into D D + S = 0 Unsigned Ca 100011 0011 1111 dddddddd sssssss SUBABS D,S Subtract absolute S from D D - S = 0 Unsigned Ca 100100 0011 1111 dddddddd sssssss SUMC D,S Sum either -S if C or S if !C into D D ± S = 0 Signed Over 100110 0011 1111 dddddddd sssssss SUMC D,S Sum either -S if C or -S if !C into D D ± S = 0 Signed Over 100110 0011 1111 dddddddd ssssssss SUMZ D,S Sum either -S if Z or -S if !Z into D D ± S = 0 Signed Over 100101 0011 1111 ddddddddd ssssssss SUMZ D,S Sum either S if Z or -S if !Z into D D ± S = 0 Signed Over 101000 0011 1111 ddddddddd ssssssss SUMZ D,S Set D to S Result = 0 S[31] 101000 001	rry ¹ 1 row ² 1 flow 1	1 4 1 4
100011 001i 1111 dddddddd sssssss SUBRBS D, S Subtract absolute S from D D - S = 0 Unsigned Bor 100100 001i 1111 dddddddd sssssss SUMC D, S Sum either -S if C or S if !C into D D ± S = 0 Signed Over 100100 001i 1111 dddddddd sssssss SUMC D, S Sum either -S if C or S if !C into D D ± S = 0 Signed Over 100110 001i 1111 dddddddd sssssss SUMZ D, S Sum either -S if Z or S if !Z into D D ± S = 0 Signed Over 100110 001i 1111 dddddddd sssssss SUMZ D, S Sum either -S if Z or S if !Z into D D ± S = 0 Signed Over 100101 001i 1111 dddddddd sssssss SUMZ D, S Set D to S Result = 0 S[31] 101000 001i 1111 dddddddd sssssss RBS D, S Set D to -S Result = 0 S[31] 101010 001i	row ² 1 flow 1	1 4
100100 001i 1111 dddddddd sssssss SUMC D, S Sum either -S if C or S if !C into D D ± S = 0 Signed Over 100101 001i 1111 dddddddd sssssss SUMNC D, S Sum either S if C or -S if !C into D D ± S = 0 Signed Over 100110 001i 1111 dddddddd ssssssss SUMNZ D, S Sum either -S if Z or S if !Z into D D ± S = 0 Signed Over 100110 001i 1111 dddddddd ssssssss SUMNZ D, S Sum either -S if Z or S if !Z into D D ± S = 0 Signed Over 100111 001i 1111 dddddddd ssssssss SUMNZ D, S Sum either S if Z or -S if !Z into D D ± S = 0 Signed Over 101000 001i 1111 ddddddddd ssssssss MOV D, S Set D to S Result = 0 S[31] 101010 001i 1111 ddddddddd ssssssss RBS D, S Set D to absolute S Result = 0 S[31] 101010 <td< td=""><td>low 1</td><td></td></td<>	low 1	
100101 0011 1111 dddddddd sssssss SUMNC D, S Sum either S if C or -S if !C into D D ± S = 0 Signed Over 100110 0011 1111 dddddddd sssssss SUMZ D, S Sum either S if Z or S if !Z into D D ± S = 0 Signed Over 100110 0011 1111 dddddddd sssssss SUMZ D, S Sum either S if Z or S if !Z into D D ± S = 0 Signed Over 100101 0011 1111 dddddddd sssssss SUMNZ D, S Sum either S if Z or S if !Z into D D ± S = 0 Signed Over 101000 0011 1111 dddddddd sssssss SUMNZ D, S Set D to S Result = 0 S[31] 101001 0011 1111 dddddddd ssssssss REG D, S Set D to absolute S Result = 0 S[31] 101010 0011 1111 dddddddd sssssss REG D, S Set D to absolute S Result = 0 S[31] 101010 0011 1111 dddddddd ssssssss NEGC D, S Set D to either -S if C or	-	
100110 001i 1111 dddddddd sssssss SUMZ D, S Sum either -S if Z or S if !Z into D D ± S = 0 Signed Over 100110 001i 1111 dddddddd sssssss SUMZ D, S Sum either -S if Z or S if !Z into D D ± S = 0 Signed Over 100110 001i 1111 dddddddd sssssss SUMNZ D, S Set D to S Result = 0 S[31] 101000 001i 1111 dddddddd sssssss NEG D, S Set D to S Result = 0 S[31] 101010 001i 1111 dddddddd sssssss RBS D, S Set D to -S Result = 0 S[31] 101010 001i 1111 dddddddd ssssssss RBS D, S Set D to absolute S Result = 0 S[31] 101010 001i 1111 dddddddd ssssssss NEGC D, S Set D to either -S if C or S if !C Result = 0 S[31] 101100 001i 1111 dddddddd ssssssss NEGNC D, S Set D to either -S if C or S if !C Result = 0		1 4
100111 001i 1111 dddddddd sssssss SUMNZ D, S Sum either S if Z or -S if !Z into D D ± S = 0 Signed Over 101000 001i 1111 dddddddd sssssss MOV D, S Set D to S Result = 0 S[31] 101001 001i 1111 dddddddd sssssss NEG D, S Set D to S Result = 0 S[31] 101010 001i 1111 dddddddd sssssss RBS D, S Set D to -S Result = 0 S[31] 101010 001i 1111 dddddddd ssssssss RBS D, S Set D to absolute S Result = 0 S[31] 101010 001i 1111 dddddddd sssssss RBSNEG D, S Set D to absolute S Result = 0 S[31] 101100 001i 1111 ddddddddd ssssssss NEGC D, S Set D to either -S if C or S if !C Result = 0 S[31] 101100 001i 1111 dddddddd ssssssss NEGNC D, S Set D to either S if Z or -S if !C Result = 0 S[31]	low 1	1 4
101000 001i 1111 dddddddd sssssss MOV D, S Set D to S Result = 0 S[31] 101001 001i 1111 dddddddd sssssss NEG D, S Set D to S Result = 0 S[31] 101001 001i 1111 dddddddd sssssss REG D, S Set D to absolute S Result = 0 S[31] 101011 001i 1111 dddddddd sssssss REG D, S Set D to absolute S Result = 0 S[31] 101010 001i 1111 dddddddd sssssss REG D, S Set D to absolute S Result = 0 S[31] 101100 001i 1111 dddddddd sssssss NEG D, S Set D to either -S if C or S if !C Result = 0 S[31] 101100 001i 1111 dddddddd ssssssss NEGNC D, S Set D to either S if C or -S if !C Result = 0 S[31] 101100 001i 1111 dddddddd ssssssss NEGNZ D, S Set D to either -S if Z or S if !Z Result = 0 S[31] <	low 1	1 4
101001 001i 1111 dddddddd sssssss NEG D, S Set D to -S Result = 0 S[31] 10100 001i 1111 dddddddd sssssss ABS D, S Set D to absolute S Result = 0 S[31] 10101 001i 1111 dddddddd sssssss ABS D, S Set D to absolute S Result = 0 S[31] 10110 001i 1111 dddddddd sssssss ABSNEC D, S Set D to -absolute S Result = 0 S[31] 101100 001i 1111 dddddddd ssssssss NEGC D, S Set D to either -S if C or S if !C Result = 0 S[31] 101100 001i 1111 dddddddd sssssss NEGNC D, S Set D to either S if C or -S if !C Result = 0 S[31] 101110 001i 1111 ddddddddd ssssssss NEGZ D, S Set D to either -S if Z or S if !Z Result = 0 S[31] 101111 001i 1111 dddddddd ssssssss NEGNZ D, S Set D to either S if Z or -S if !Z Result = 0 <td>low 1</td> <td>1 4</td>	low 1	1 4
101010 001i 1111 dddddddd sssssss RBS D, S Set D to absolute S Result = 0 S[31] 101011 001i 1111 dddddddd sssssss RBSNEG D, S Set D to absolute S Result = 0 S[31] 101010 001i 1111 dddddddd sssssss NEGC D, S Set D to either -S if C or S if !C Result = 0 S[31] 101101 001i 1111 dddddddd sssssss NEGC D, S Set D to either -S if C or S if !C Result = 0 S[31] 101101 001i 1111 ddddddddd ssssssss NEGNC D, S Set D to either -S if Z or S if !C Result = 0 S[31] 101110 001i 1111 ddddddddd ssssssss NEGNZ D, S Set D to either -S if Z or S if !Z Result = 0 S[31] 101111 001i 1111 dddddddd ssssssss NEGNZ D, S Set D to either S if Z or -S if !Z Result = 0 S[31] 110000 000i 111	1	1 4
101011 001i 1111 dddddddd sssssss RBSNEG D,S Set D to -absolute S Result = 0 S[31] 101100 001i 1111 dddddddd sssssss NEGC D,S Set D to either -S if C or S if !C Result = 0 S[31] 101101 001i 1111 dddddddd sssssss NEGC D,S Set D to either -S if C or S if !C Result = 0 S[31] 101101 001i 1111 dddddddd sssssss NEGNC D,S Set D to either -S if C or -S if !C Result = 0 S[31] 101110 001i 1111 ddddddddd sssssss NEGZ D,S Set D to either -S if Z or S if !Z Result = 0 S[31] 101111 001i 1111 dddddddd sssssss NEGNZ D,S Set D to either S if Z or -S if !Z Result = 0 S[31] 100000 000i 1111 dddddddd ssssssss CMPS D,S Compare-signed D to S D = S Signed (D et all all all all all all all all all al	1	1 4
101100 001i 1111 dddddddd sssssss NEGC D, S Set D to either -S if C or S if !C Result = 0 S[31] 101101 001i 1111 dddddddd sssssss NEGC D, S Set D to either -S if C or S if !C Result = 0 S[31] 101101 001i 1111 dddddddd sssssss NEGZ D, S Set D to either -S if Z or S if !Z Result = 0 S[31] 101110 001i 1111 dddddddd sssssss NEGZ D, S Set D to either -S if Z or S if !Z Result = 0 S[31] 101111 001i 1111 ddddddddd ssssssss NEGNZ D, S Set D to either S if Z or -S if !Z Result = 0 S[31] 110000 000i 1111 ddddddddd ssssssss CMPS D, S Compare-signed D to S D = S Signed (D et al.)	1	1 4
101101 001i 1111 dddddddd sssssss NEGNC D, S Set D to either S if C or -S if !C Result = 0 S[31] 101100 001i 1111 dddddddd sssssss NEGZ D, S Set D to either -S if Z or S if !Z Result = 0 S[31] 101111 001i 1111 dddddddd sssssss NEGZ D, S Set D to either -S if Z or S if !Z Result = 0 S[31] 101111 001i 1111 dddddddd sssssss NEGNZ D, S Set D to either S if Z or -S if !Z Result = 0 S[31] 110000 000i 1111 ddddddddd ssssssss CMPS D, S Compare-signed D to S D = S Signed (D	1	1 4
101110 001i 1111 dddddddd sssssss NEGZ D, S Set D to either -S if Z or S if !Z Result = 0 S[31] 101111 001i 1111 dddddddd sssssss NEGNZ D, S Set D to either S if Z or -S if !Z Result = 0 S[31] 110000 000i 1111 dddddddd sssssss CMPS D, S Compare-signed D to S D = S Signed (D	1	1 4
101111 001i 1111 dddddddd sssssss NEGNZ D, S Set D to either S if Z or -S if !Z Result = 0 S[31] 110000 000i 1111 ddddddddd sssssss CMPS D, S Compare-signed D to S D = S Signed (D	1	1 4
110000 000i 1111 dddddddd sssssss CMPS D,S Compare-signed D to S D = S Signed (D <	1	1 4
	1	1 4
110001 000i 1111 dddddddd sssssss CMPSX D, S Compare-signed-extended D to S+C Z & (D = S+C) Signed (D <	S) 0	0 4
	S+C) 0	0 4
110010 001i 1111 dddddddd sssssss ADDX D, S Add-extended S+C into D Z & (D+S+C = 0) Unsigned C	arry 1	L 4
110011 001i 1111 dddddddd sssssss SUBX D,S Subtract-extended S+C from D Z & (D-(S+C)=0) Unsigned Bc	row 1	1 4
110011 000i 1111 dddddddd sssssss CMPX D,S Compare-extended D to S+C Z & (D = S+C) Signed (D < S		0 4
110100 001i 1111 dddddddd sssssss ADDS D,S Add-signed S into D D + S = 0 Signed Over		1 4
110101 001i 1111 dddddddd sssssss SUBS D, S Subtract-signed S from D D - S = 0 Signed Over	low 1	1 4
110110 001i 1111 dddddddd sssssss ADDSX D,S Add-signed-extended S+C into D Z & (D+S+C = 0) Signed Over		1 4
110111 001i 1111 dddddddd sssssss SUBSX D, S Subtract-signed-extended S+C from D Z & (D-(S+C)=0) Signed Over	low 1	1 4
111000 001i 1111 dddddddd sssssss CMPSUB D, S Subtract S from D if D => S D = S Unsigned (D		
111001 001i 1111 ddddddddd sssssss DJNZ D, S Dec D, jump if not zero to S (no jump = 8 clocks) Result = 0 Unsigned Bc	,	L 4 or 8
111010 000i 1111 dddddddd sssssss TJNZ D, S Test D, jump if not zero to S (no jump = 8 clocks) D = 0 0	0	0 4 or 8
111011 000i 1111 dddddddd sssssss TJZ D, S Test D, jump if zero to S (no jump = 8 clocks) D = 0 0	0	0 4 or 8
111100 000i 1111 dddddddd sssssss WAITPEQ D,S Wait for pins equal - (INA & S) = D	0	0 6+
111101 000i 1111 dddddddd sssssss WAITPNE D, S Wait for pins not equal - (INA & S) != D	0	0 6+
111110 001i 1111 dddddddd sssssss WRITCNT D, S Wait for CNT = D, then add S into D - Unsigned C		L 6+
111111 000i 1111 dddddddd sssssss WRITVID D, S Wait for video peripheral to grab D and S	arry 1	0 4+ ³
0000 NOP No operation, just elapses 4 clocks	arry 1 0	- 4

* See Hub, section 4.4 on page 7.

1. ADDABS C out: If S is negative, C = the inverse of unsigned *borrow* (for D-S). 2. SUBABS C out: If S is negative, C = the inverse of unsigned *carry* (for D+S).

WAITVID consumes 4 clocks itself; however, complete data handoff requires 7 clocks (6 at some frequencies) between frames. The combination of CTRA PLL frequency and VSCL FrameClocks must provide an effective 7 (or 6) system clocks.

6.4.1. Assembly Conditions

Condition	Instruction Executes	
IF_ALWAYS	always	
IF_NEVER	never	
IF_E	if equal (Z)	
IF_NE	if not equal (!Z)	
IF_A	if above (!C & !Z)	
IF_B	if below (C)	
IF_AE	if above/equal (!C)	
IF_BE	if below/equal (C Z)	
IF_C	if C set	
IF_NC	if C clear	
IF_Z	if Z set	
IF_NZ	if Z clear	
IF_C_EQ_Z	if C equal to Z	
IF_C_NE_Z	if C not equal to Z	
IF_C_AND_Z	if C set and Z set	
IF_C_AND_NZ	if C set and Z clear	
IF_NC_AND_Z	if C clear and Z set	
IF_NC_AND_NZ	if C clear and Z clear	
IF_C_OR_Z	if C set or Z set	
IF_C_OR_NZ	if C set or Z clear	
IF_NC_OR_Z	if C clear or Z set	
IF_NC_OR_NZ	if C clear or Z clear	
IF_Z_EQ_C	if Z equal to C	
IF_Z_NE_C	if Z not equal to C	
IF_Z_AND_C	if Z set and C set	
IF_Z_AND_NC	if Z set and C clear	
IF_NZ_AND_C	if Z clear and C set	
IF_NZ_AND_NC	if Z clear and C clear	
IF_Z_OR_C	if Z set or C set	
IF_Z_OR_NC	if Z set or C clear	
IF_NZ_OR_C	if Z clear or C set	
IF_NZ_OR_NC	if Z clear or C clear	

6.4.2. Assembly Directives

Directive	Description
FIT 〈Address〉	Validate previous instr/data fit below an address.
ORG (Address)	Adjust compile-time cog address pointer.
⟨Symbol⟩ RES ⟨Count⟩	Reserve next long(s) for symbol.

6.4.3. Assembly Effects

Effect	Results In	
WC C Flag modified		
WZ Z Flag modified		
WR Destination Register modified		
NR	Destination Register not modified	

6.4.4. Assembly Operators

Propeller Assembly code can contain constant expressions, which may use any operators that are allowed in constant expressions. The table (a subset of Table 17) lists the operators allowed in Propeller Assembly.

Operator	Description			
+	Add			
+	Positive (+X); unary form of Add			
-	Subtract			
-	Negate (-X); unary form of Subtract			
*	Multiply and return lower 32 bits (signed)			
**	Multiply and return upper 32 bits (signed)			
/	Divide (signed)			
11	Modulus (signed)			
#>	Limit minimum (signed)			
<#	Limit maximum (signed)			
~~	Square root; unary			
	Absolute value; unary			
~>	Shift arithmetic right			
<	Bitwise: Decode value (0-31) into single-high-bit long; unary			
>	> Bitwise: Encode long into value (0 - 32) as high bit priority; unary			
<<	Bitwise: Shift left			
>>	Bitwise: Shift right			
<-	Bitwise: Rotate left			
->	Bitwise: Rotate right			
~	Bitwise: Reverse			
&	Bitwise: AND			
	Bitwise: OR			
^	Bitwise: XOR			
!	Bitwise: NOT; unary			
and	Boolean: AND (promotes non-0 to -1)			
OR	Boolean: OR (promotes non-0 to -1)			
NOT	Boolean: NOT (promotes non-0 to -1); unary			
==	Boolean: Is equal			
<>	Boolean: Is not equal			
~	Boolean: Is less than (signed)			
>	Boolean: Is greater than (signed)			
=<	Boolean: Is equal or less (signed)			
=>	Boolean: Is equal or greater (signed)			
0	Symbol address; unary			

7.0 ELECTRICAL CHARACTERISTICS

7.1. Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the remainder of Section 0. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Table 18: Absolute Maximum Ratings				
Ambient temperature under bias	-55 °C to +125 °C			
Storage temperature	-65 °C to +150 °C			
Voltage on V_{dd} with respect to V_{ss}	-0.3 V to +4.0 V			
Voltage on all other pins with respect to V_{ss}^{*}	-0.3 V to (V _{dd} + 0.3 V)			
Total power dissipation	1 W			
Max. current out of V _{ss} pins	300 mA			
Max. current into V _{dd} pins	300 mA			
Max. DC current into an input pin with internal protection diode forward biased	±500 μA			
Max. allowable current per I/O pin	40 mA			
ESD (Human Body Model) Supply pins	3 kV			
ESD (Human Body Model) all non-supply pins	8 kV			

*Note: I/O pin voltages with respect to Vss may be exceeded if internal protection diode forward bias current is not exceeded.

7.2. DC Characteristics

(Operating temperature range: -55° C < T_a $< +125^{\circ}$ C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур [*]	Max	Units
V _{dd}	Supply Voltage		2.7	-	3.6	V
V _{ih,} V _{il}	Logic High Logic Low		0.6 V _{dd} V _{ss}		V _{dd} 0.3 V _{dd}	V V
l _{il}	Input Leakage Current	$V_{in} = V_{dd} \text{ or } V_{ss}$	-1.0		+1.0	μA
V _{oh}	Output High Voltage	I _{oh} = 10 mA, V _{dd} = 3.3 V	2.85			V
V _{ol}	Output Low Voltage	I _{ol} = 10 mA, V _{dd} = 3.3 V			0.4	V
I _{BO}	Brownout Detector Current			3.8		μA
I	Quiescent Current	$RESn = 0V, BOEn = V_{dd}, P_0 - P_{31} = 0V$		600		nA

*Note: Data in the Typical ("Typ") column is $T_a = 25$ °C unless otherwise stated.

7.3. AC Characteristics

(Operating temperature range: $-55^{\circ}C < T_a < +125^{\circ}C$ unless otherwise noted)


Symbol	Parameter	Min	Тур*	Max	Units	Condition
Fosc	External XI Frequency	DC	-	80	MHz	
	Oscillator Frequency	DC 13 8 4	- 20 12 -	80 33 20 8	MHz kHz MHz MHz	Direct drive (no PLL) RCSLOW RCFAST Crystal using PLL
C _{in}	Input Capacitance		6	-	pF	


*Note: Data in the Typical ("Typ") column is T_a = 25 °C unless otherwise stated.

8.0 CURRENT CONSUMPTION CHARACTERISTICS

8.1. Typical Current Consumption of 8 Cogs


This figure shows the typical current consumption of the Propeller under various operating conditions duplicated across all cogs. Brown out circuitry and the Phase-Locked Loop were disabled for the duration of the test. Current consumption is substantially constant over the operational temperature range.





8.2. Typical Current of a Cog vs. Operating Frequency


This graph shows a cog's typical current consumption under various conditions, in isolation of other sources of current within the Propeller chip.



Typical Current of a Cog vs. Operating Frequency (Vdd = 3.3 V, Ta = 25° C)

8.3. Typical PLL Current vs. VCO Frequency


This graph shows the typical amount of current consumed by a Phase-Locked Loop as a function of the frequency of the Voltage Controlled Oscillator which is 16 times the frequency of the input clock.



Typical PLL Current vs. VCO Frequency (Vdd = 3.3 V, Ta = 25° C)


8.4. Typical Crystal Drive Current

This graph shows the current consumption of the crystal driver over a range of crystal frequencies and crystal settings, all data points above 25 MHz were obtained by using a resonator since the driver does not perform 3rd harmonic overtone driving required for crystals over 25 MHz.




8.5. Cog and I/O Pin Relationship

The figure below illustrates the physical relationship between the cogs and I/O pins. While there can be a 1 to 1.5 ns propagation delay in output transitions between the shortest and longest paths, the purpose of the figure is to illustrate the length of leads and their associated parasitic capacitance. This capacitance increases the amount of energy required to transition a pin's state and therefore increases the current draw for toggling a pin. So, the current consumed by Cog 7 toggling P0 at 20 MHz will be greater than Cog 0 toggling P7 at 20 MHz. The amount of current consumed by transitioning a pin's state is dependent on many factors including: temperature, frequency of transitions, external load, and internal load. As mentioned, the internal load is dependent upon which cog and pin are used. Internal load current for room temperature toggling of a pin at 20 MHz for a Propeller in a DIP package varies on the order of 300 μ A.



8.6. Current Profile at Various Startup Conditions


The diagrams below show the current profile for various startup conditions of the Propeller chip dependent upon the presence of an EEPROM and PC.



9.0 TEMPERATURE CHARACTERISTICS

9.1. Internal Oscillator Frequency as a Function of Temperature


While the internal oscillator frequency is variable due to process variation, the rate of change as a function of temperature when normalized provides a chip invariant ratio which can be used to calculate the oscillation frequency when the ambient temperature is other than 25 °C (the temperature to which the graph was normalized). The absolute frequency at 25 °C varied from 13.26 to 13.75 MHz in the sample set. The section of the graph which has a white background is the military range of temperature; the sections in grey represent data which is beyond military temperature specification.



RCFAST Normalized Frequency vs Temperature

9.2. Fastest Operating Frequency as a Function of Temperature


The following graph represents a small sample average of a Propeller chip's fastest operating range. The test was performed in a forced air chamber using code run on all eight cogs, multiple video generators, and counter modules. A frequency was considered successful if the demo ran without fault for one minute. The curves represent an aggressive testing procedure (averaged, forced air, one minute time limit); therefore the designer must de-rate the curve to arrive at a stable frequency for a particular application. Again the grayed regions represent temperatures beyond the military temperature range.



Fastest Frequency vs Temperature


9.3. Current Consumption as a Function of Temperature


The following graph demonstrates the current consumption of the Propeller as a function of temperature. It is clear from the graph that current consumption is nearly independent of temperature over the entire military temperature range.




10.0 PACKAGE DIMENSIONS


10.1. P8X32A-D40 (40-pin DIP)







10.2. P8X32A-Q44 (44-pin LQFP)










10.3. P8X32A-M44 (44-pin QFN)



11.0 MANUFACTURING INFO

11.1. Reflow Peak Temperature

Package Type	Reflow Peak Temp.
DIP	255+5/-0 °C
LQFP	255+5/-0 °C
QFN	255+5/-0 °C

11.2. Green/RoHS Compliance

All Parallax Semiconductor Propeller P8X32A chip models are certified Green/RoHS Compliant. RoHS, Green, and ISO certificates are available online at www.parallaxsemiconductor.com.

12.0 REVISION HISTORY

12.1.1. Changes for Version 1.1:

Section 10.3: P8X32A-M44 (44-pin QFN). Image replaced to add stencil pattern diagram. New section inserted: 4.8 Assembly Instruction Execution Stages. Contact Information updated.

12.1.2. Changes for Version 1.2:

Section 6.4: Modified table entries for ADD, ADDABS, ADDS, ADDSX, ADDX, CMP, CMPS, CMPSX, CMPX, COGID, COGINIT, COGSTOP, LOCKCLR, LCOKNEW, LOCKRET, LOCKSET, MAX, MAXS, MIN, MINS, SUB, SUBABS, SUBS, SUBSX, SUBX, SUMC, SUMNC, SUMNZ, SUMZ, TEST, TJNZ, TJZ. Section 4.5 updated. Section 5.1: new sentence added at end of paragraph. Section 5.2: new sentence added at end of first paragraph.

12.1.3. Changes for Version 1.3

Throughout: updated logo and contact information for Parallax Inc., dba Parallax Semiconductor. Section 7.1: footnote added to Table 18: Absolute Maximum Ratings.

12.1.4. Changes for Version 1.4

Section 1.0 changes: 1.3: Key Features and Benefits revised; former sections 1.4, 1.6 removed. Section 4.4: updated all references to hub timing and replaced both timing diagrams. Section 4.8: reference to hub timing updated. Section 6.4: timing for hub instructions and WAITxxx instructions revised. Former Section 7.0: Propeller Demo Board schematic removed.

Parallax Semiconductor Contact Information

Parallax Semiconductor 599 Menlo Drive Rocklin, CA 95765 USA Phone: (916) 632-4664 Fax: (916) 624-8003 sales@parallaxsemiconductor.com support@parallaxsemiconductor.com www.parallaxsemiconductor.com http://obex.parallax.com

Parallax, Inc., dba Parallax Semiconductor, makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Parallax, Inc., dba Parallax Semiconductor, assume any liability arising out of the application or use of any product, and specifically disclaims any and all liability, including without limitation consequential or incidental damages even if Parallax, Inc., dba Parallax Semiconductor, has been advised of the possibility of such damages. Reproduction of this document in whole or in part is prohibited without the prior written consent of Parallax, Inc., dba Parallax Semiconductor.

Copyright © 2011 Parallax, Inc. dba Parallax Semiconductor. All rights are reserved.

Propeller and Parallax Semiconductor are trademarks of Parallax, Inc.