



PA102FMG

P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-20V	118mΩ @ $V_{GS} = -4.5V$	-3A



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ °C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	-20	V
Gate-Source Voltage		V_{GS}	±12	
Continuous Drain Current	$T_A = 25\text{ °C}$	I_D	-3	A
	$T_A = 70\text{ °C}$		-2.1	
Pulsed Drain Current ¹		I_{DM}	-10	
Power Dissipation	$T_A = 25\text{ °C}$	P_D	1.38	W
	$T_A = 70\text{ °C}$		0.88	
Operating Junction & Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	$R_{\theta JA}$		166	°C / W

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

PA102FMG

P-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-20			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-0.30	-0.8	-1.2	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 12V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -16V, V_{GS} = 0V, T_J = 125^\circ C$			-10	
On-State Drain Current ¹	$I_{D(ON)}$	$V_{DS} = -5V, V_{GS} = -4.5V$	-10			A
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = -2.5V, I_D = -1A$		150	215	mΩ
		$V_{GS} = -4.5V, I_D = -2A$		98	118	
		$V_{GS} = -10V, I_D = -2A$		72	85	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -2A$		16		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -6V, f = 1MHz$		430		pF
Output Capacitance	C_{oss}			235		
Reverse Transfer Capacitance	C_{rss}			95		
Total Gate Charge ²	Q_g	$V_{DS} = 0.5V_{(BR)DSS}, V_{GS} = -4.5V, I_D = -2A$		7.6	10	nC
Gate-Source Charge ²	Q_{gs}			3.2		
Gate-Drain Charge ²	Q_{gd}			2		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DD} = -10V, I_D \cong -1A, V_{GS} = -4.5V, R_G = 6\Omega$		11	22	nS
Rise Time ²	t_r			32	55	
Turn-Off Delay Time ²	$t_{d(off)}$			38	68	
Fall Time ²	t_f			32	55	
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICE ($T_J = 25^\circ C$)						
Continuous Current	I_S				-1.6	A
Forward Voltage ¹	V_{SD}	$I_F = -2A, V_{GS} = 0V$			-1.2	V


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


PA102FMG

P-Channel Logic Level Enhancement Mode MOSFET


On-Region Characteristics




Transfer Characteristics




Threshold Voltage vs. Junction Temperature




On-Resistance Variation with Drain Current and Gate Voltage



On-Resistance Variation with Gate-to-Source Voltage





On-Resistance Variation with Temperature






PA102FMG

P-Channel Logic Level Enhancement Mode MOSFET




Body Diode Forward Voltage Variation with Source Current and Temperature



PA102FMG

P-Channel Logic Level Enhancement Mode MOSFET

Transient Thermal Response Curve



PA102FMG

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

SOT-23 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A		1.05		H	0.1		0.2
B	2.4		3	I	0.3		0.6
C	1.4		1.73				
D	2.7		3.1				
E	1		1.31				
F	0		0.15				
G	0.3		0.5				

