



PA203EMG

P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	120mΩ @ $V_{GS} = -10V$	-2.6A



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	
Continuous Drain Current $T_A = 25^\circ C$	I_D	-2.6	A
		-2.1	
Pulsed Drain Current ¹	I_{DM}	-10	
Power Dissipation $T_A = 25^\circ C$	P_D	1.25	W
		0.8	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	$R_{\theta JA}$		100	°C / W
Junction-to-Case	$R_{\theta JC}$		80	

¹Pulse width limited by maximum junction temperature.

PA203EMG

P-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1	-1.5	-3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 25V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -24V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -20V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-2.6			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -4.5V, I_D = -1.5A$		180	200	$\text{m}\Omega$
		$V_{GS} = -10V, I_D = -2.6A$		100	120	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -2.6A$		5		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		250		pF
Output Capacitance	C_{oss}			65		
Reverse Transfer Capacitance	C_{rss}			45		
Gate Resistance	R_g	$V_{GS} = 0V, V_{DS} = 0V, f = 1\text{MHz}$		4.7		Ω
Total Gate Charge ²	Q_g	$V_{DS} = 0.5V_{(\text{BR})\text{DSS}}, V_{GS} = -10V, I_D = -2.6A$		5.3		nC
Gate-Source Charge ²	Q_{gs}			1		
Gate-Drain Charge ²	Q_{gd}			1.3		
Turn-On Delay Time ²	$t_{d(\text{on})}$	$V_{DS} = -15V, I_D \geq -1A, V_{GS} = -10V, R_{GS} = 6\Omega$		13		nS
Rise Time ²	t_r			36		
Turn-Off Delay Time ²	$t_{d(\text{off})}$			42		
Fall Time ²	t_f			34		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_A = 25^\circ\text{C}$)						
Continuous Current	I_S				-1.25	A
Forward Voltage ¹	V_{SD}	$I_F = 1A, V_{GS} = 0V$			-1	V
Reverse Recovery Time	t_{rr}			25		nS
Reverse Recovery Charge	Q_{rr}			15		nC


¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


PA203EMG

P-Channel Logic Level Enhancement Mode MOSFET


Output Characteristics




On-Resistance VS Drain Current




On-Resistance VS Gate-To-Source




On-Resistance VS Temperature



Transfer Characteristics








Gate charge Characteristics



PA203EMG

P-Channel Logic Level Enhancement Mode MOSFET



PA203EMG

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

SOT-23 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A		1.05		H	0.1		0.2
B	2.4		3	I	0.3		0.6
C	1.4		1.73				
D	2.7		3.1				
E	1		1.31				
F	0		0.15				
G	0.3		0.5				

