


PA210HK

Dual N-Channel Enhancement Mode MOSFET


PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
100V	120mΩ @ $V_{GS} = 10V$	8.7A



PDFN 5*6P

G. GATE
D. DRAIN
S. SOURCE



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ °C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	100	V
Gate-Source Voltage		V_{GS}	±20	
Continuous Drain Current	$T_C = 25\text{ °C}$	I_D	8.7	A
	$T_C = 100\text{ °C}$		5.5	
Pulsed Drain Current ¹		I_{DM}	25	
Continuous Drain Current	$T_A = 25\text{ °C}$	I_D	2.8	
	$T_A = 70\text{ °C}$		2.2	
Avalanche Current		I_{AS}	8.7	mJ
Avalanche Energy	$L = 1\text{mH}$	E_{AS}	37.8	
Power Dissipation	$T_C = 25\text{ °C}$	P_D	20	W
	$T_C = 100\text{ °C}$		8	
Power Dissipation	$T_A = 25\text{ °C}$	P_D	2.1	
	$T_A = 70\text{ °C}$		1.3	
Operating Junction & Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$R_{\theta JA}$		58	°C / W
Junction-to-Case	$R_{\theta JC}$		6.2	

¹Pulse width limited by maximum junction temperature.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25\text{ °C}$.

PA210HK

Dual N-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	100			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	1	2.1	3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 80V, V_{GS} = 0V$			1	μA
		$V_{DS} = 80V, V_{GS} = 0V, T_J = 70\text{ }^{\circ}C$			10	
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = 4.5V, I_D = 2A$		101	130	m Ω
		$V_{GS} = 10V, I_D = 2A$		92	120	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 2A$		7		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 25V, f = 1MHz$		1474		pF
Output Capacitance	C_{oss}			80		
Reverse Transfer Capacitance	C_{rss}			56		
Gate Resistance	R_g	$V_{GS} = 0V, V_{DS} = 0V, f = 1MHz$		1.3		Ω
Total Gate Charge ²	Q_g	$V_{DS} = 50V,$ $V_{GS} = 10V, I_D = 2A$		30		nC
Gate-Source Charge ²	Q_{gs}			4.4		
Gate-Drain Charge ²	Q_{gd}			8.7		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DS} = 50V, I_D \cong 2A,$ $V_{GS} = 10V, R_G = 6\Omega$		30		nS
Rise Time ²	t_r			44		
Turn-Off Delay Time ²	$t_{d(off)}$			150		
Fall Time ²	t_f			110		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25\text{ }^{\circ}C$)						
Continuous Current	I_S				8.7	A
Forward Voltage ¹	V_{SD}	$I_F = 2A, V_{GS} = 0V$			1.2	V
Reverse Recovery Time	t_{rr}	$I_F = 2A, di_F/dt = 100A/\mu S$		41		nS
Reverse Recovery Charge	Q_{rr}			54		nC


¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


PA210HK

Dual N-Channel Enhancement Mode MOSFET


Output Characteristics




Transfer Characteristics




On-Resistance VS Gate-To-Source




On-Resistance VS Drain Current



On-Resistance VS Temperature








Capacitance Characteristic



PA210HK

Dual N-Channel Enhancement Mode MOSFET




PA210HK

Dual N-Channel Enhancement Mode MOSFET

Package Dimension

PDFN 5x6P(左右 Dual) MECHANICAL DATA


Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	0.9		1.17	L	0.05		0.25
b	0.33		0.51	L1	0.38		0.61
C	0.7		0.97	L2	0.38		0.71
D	4.8		5.0	H	3.38		3.78
D1	3.61		4.31				
E	5.9		6.15				
E1	5.65		5.85				
E2	1.1						
e		1.27					




PA210HK

Dual N-Channel Enhancement Mode MOSFET

A. Marking Information



B. Tape&Reel Information:3000pcs/Reel




PA210HK

Dual N-Channel Enhancement Mode MOSFET

C. Lot.No. & Date Code rule


1.LOT.NO.

M N 15M21 03




2.Date Code

D Y M X XXX



3.Date Code (for Small package)

XX Y WW



PA210HK

Dual N-Channel Enhancement Mode MOSFET

D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm
2	Font style	Times New Roman or Arial (或可区分英文"0"和数字"0", "G"和"Q"的字型即可)
3	Great Power	Height: 4 mm
4	Package	Height: 2 mm
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12
6	Device	Height: 3 mm (Max: 16 Digit)
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot
8	D/C	Height: 3 mm (Max: 7 Digit)
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed
10	Pb Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
11	Halogen Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
12	Scan info	Device / Lot / D/C / QTY , Insert " / " between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least