PA3212 cmos ic

2.6W STEREO AUDIO AMPLIFIER WITH FOUR SELECTABLE GAIN SETTINGS AND MUX CONTROL

DESCRIPTION

As operating on a single 5V supply, the UTC **PA3212** is capable of delivering 2.6W of output power per channel into 3Ω loads. In Bridge-Tied Load (BTL) mode the UTC **PA3212** has less than 1% THD+N, and it also has less than 0.65% THD+N across its specified frequency range when driving 1 W into 8- Ω speakers.

Way of two terminals (GAIN0 and GAIN1) can configure and control the amplifier gain. It also provides BTL gain settings of 2, 6, 12 and 24 V/V.


Other features included that the SHDN mode is provided to disable UTC **PA3212** for the low current consumption applications and the current consumption can be reduced to typically 150µA.


■ FEATURES

- * Output power at 0.65% THD+N, V_{DD}=5V(TYP)
- -2.6W/CH (typical) into a 3Ω load
- -1.0W/CH (typical) into a 8Ω load
- * Bridge-tied load (BTL) supported
- * Gain control internally
- * Differential Input fully
- * Depop circuitry Inside
- * Shutdown protection
- * Stereo input

ORDERING INFORMATION


Ordering	Number	Doolsono	Packing	
Lead Free	Halogen Free	Package		
PA3212L-N24-R	PA3212G-N24-R	HTSSOP-24	Tape Reel	






PA3212 CMOS IC

■ MARKING




PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	I/O	DESCRIPTION	
1,12,13,24	GND		Ground.	
11	BYPASS		Connected to voltage divider	
2	GAIN0	I	For gain control: Bit 0	
3	GAIN1	I	For gain control: Bit 1	
5	LLINEIN	I	Line input for Left channel, available when pin15 is held low.	
6	LHPIN	I	Headphone input Left channel, available when pin15 is held high.	
7,18	PV_{DD}	I	Power supply voltage.	
8	RIN		Differential input for right channel. And for single-ended inputs is also AC ground.	
10	LIN	I	Differential input for Left channel. And for single-ended inputs is also AC ground.	
14	PC-BEEP	I	PC-BEEP mode input. When at least eight continuous >1-V _{PP} square waves is input to this pin, PC-BEEP is enabled.	
17	HP/LINE	I	Input of MUX control. Being high to select the inputs of Pin6, 20, and low to select inputs of PIN 5, 23.	
15	SE/BTL	I	Low for BTL mode, high for SE mode.	
19	V_{DD}	I	Analog V _{DD} supply voltage	
20	RHPIN	I	Right channel headphone input, selected when pin17 is held high.	
23	RLINEIN		Headphone input right channel, available when pin17 is held low.	
22	SHUTDOWN	ı	In shutdown mode when held low, expect PC-BEEP remains active.	
4	L _{OUT+}	0	In BTL mode: left channel + output; In SE mode: left channel + output	
9	L _{OUT} -	0	In BTL mode: left channel - output; In SE mode: high impedance	
16	R _{OUT} -	0	In BTL mode: right channel + output; In SE mode: right channel + output	
21	R _{OUT+}	0	In BTL mode: right channel - output; In SE mode: high impedance	

■ BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{DD}	6	V
Input Voltage	V_{IN}	-0.3 ~ V _{DD} ~ +0.3	V
Junction Temperature	T_J	+150	ů
Operating Temperature	T_OPR	-40 ~ +85	ů
Storage Temperature	T _{STG}	-55 ~ + 150	°C


Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ **ELECTRICAL CHARACTERISTICS** (T_a= 25°C, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNIT	
DC ELECTRICAL CHARACTERISTICS							
Supply Voltage	V_{DD}		4.5	5	5.5	V	
High-Level Input voltage	V _{IH}	SHUTDOWN	2			V	
I light-Level input voltage		SE/BTL, HP/LINE, GAIN0, GAIN1	0.8×V _{DD}			V	
		SHUTDOWN			0.8	V	
Low-Level Input voltage	V _{IL}	GAIN0, GAIN1			0.4×V _{DD}	V	
		SE/BTL, HP/LINE			0.6×V _{DD}	V	
DC Differential Output Voltage	$V_{OUT(DIFF)}$	V _{IN} =0V,Gain=2V/V			25	mV	
Supply Current in Mute Mode		BTL Mode		6	8	mΑ	
		SE Mode		3	4	mΑ	
Supply Current, Shutdown Mode	$I_{DD(SD)}$	V _{DD} =5V		150	300	μΑ	
High-Level Input Current	I _{IH}	V_{DD} =5.5 V , V_{IN} = V_{DD}			900	nA	
Low-Level Input Current	$ I_{1L} $	V_{DD} =5.5V, V_{IN} =0V			900	nA	
Operating Free-Air Temperature	T_A		-40		+85	°C	
AC ELECTRICAL CHARACTERISTIC	CS (VDD =	5.0V, RL = 8Ω , unless otherwise no	ted)				
	P _{OUT}	THD=1%, BTL, R_L =3 Ω , G=2V/V		2.05		W	
Output Power		THD=10%, BTL, R_L =3 Ω , G=2V/V		2.6			
Total Harmonic Distortion Plus Noise	THD+N	P_{OUT} =1W, BTL, R_L = 8 Ω , G =2V/V		0.65		%	
Max Output Power Bandwidth	B _{OM}	THD= 5%		15		kHz	
Power Supply Ripple Rejection	PSRR	$f=1kHz$, BTL, $G=2V/V$, $C_{BYP}=0.47\mu F$		72		dB	
Output Noise Voltage	- N I	C_{BYP} =0.47 μ F,BTL, G=2V/V		20		μV_{RMS}	
Output Noise Voltage	eN	C _{BYP} =0.47µF, SE, G=2V/V		18		μV_{RMS}	
Signal-to-Noise Ratio	SNR			105		dB	

Note: Output power is measured at the output terminals of the IC at 1kHz.


TYPICAL APPLICATION CIRCUITS



A 0.1- μ F ceramic capacitor should be placed very close to the IC. A larger electrolytic capacitor of 10 μ F or greater should be placed near the audio power amplifier for filtering lower frequency noise signals, .

Typical PA3212 Application Circuit Using Single-Ended Inputs and Input MUX

■ TYPICAL APPLICATION CIRCUITS(Cont.)



A 0.1- μ F ceramic capacitor should be placed as close as possible to the IC. A larger electrolytic capacitor of 10 μ F or greater should be placed near the audio power amplifier for filtering lower frequency noise signals.

Typical PA3212 Application Circuit Using Differential Inputs

PA3212 cmos ic

APPLICATION INFORMATION

Shutdown Mode Operating

INPUT			AMPLIFIER		
HP/LINE	SE/BTL	SHUTDOWN	INPUT	OUTPUT	
X	Χ	L	Χ	MUTE	
L	L	Н	LINE	BTL	
L	Н	Н	LINE	SE	
Н	L	Н	HEADPHONE	BTL	
Н	Н	Н	HEADPHONE	SE	

X: Don't care

L: Low

H: High

C_I (Input Capacitor)

The value of C_1 is important to consider as it directly affects the bass performance of the application circuit. When C_1 is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation, it's value can be calculate by this equation:

 $C_I=1/(2\pi R_I F_C)$

R_I: Input Impedance

F_C: High-pass Filter's Frequency

The low leakage tantalum or ceramic capacitors are suggested to be used as the input coupling capacitors, because of the small leakage current of the input capacitors will cause the dc offset voltage at the input to the amplifier that reduces the operation headroom, especially at the high gain applications. It is important to let the positive side connecting to the higher dc level of the application when using the polarized capacitors.


Gain setting (VS Gain0, Gain1 and R_I)


Gain setting is determined by GAIN0 and GAIN1. The gains listed in the next table are realized by changing the taps on the input resistors inside the amplifier which will cause the internal input impedance(R i) to be dependent on the gain setting as we can see listed in the next table.


GAIN0	GAIN1	$R_{I}(k\Omega)$	A _V (V/V)	SE/BTL
0	0	91	2	0
0	1	45.5	6	0
1	0	26	12	0
1	1	14	24	0
X	X		1	1


PA3212 CMOS IC


■ TYPICAL CHARACTERISTICS














PA3212 cmos ic

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

