

PAH8011ES: Low Power Heart Rate Monitor Optical Chip

General Description

The PAH8011ES is a low power and high-performance CMOS-process optical chip with integrated DSP, targeted as a Heart Rate Detection (HRD) chip. It is based on optical sensing technology that captures higher resolution image than the traditional photodiode. The PAH8011ES could support three external discrete LEDs, which are two Green and one Infrared as illumination light source. The images captured are then processed through the integrated DSP to attain processed PPG (Photoplethysmogram) data for use in deducing heart rate.

Key Features

- Support HRD, HRV (Heart Rate Variability), exercise functions
- 1596 bytes SRAM buffer
- Integrated ultra-low power mode, while in power-down mode
- Hardware power-down
- Invisible light for touch detection function
- Optical coating for anti-ambient light interference
- Three LED-drivers support
- Communication interface: I²C interface up to 1 Mbit/s

Applications

- Heart Rate Monitor Accessories
- Wearables: Smartwatch, Wrist Band


Key Parameters

Parameter	Value
Operating Temperature, T _j	-35 to +80 °C
System Clock	4 MHz
Supply Voltage	VDDM: 3.1 – 3.6 V* VDDLED: 3.3 – 4.5 V* VDDIO: 1.62 – 3.6 V VDDA/VDDD: 1.7 – 1.9 V Analog: 1.8 V Digital: 1.8 V
Power Consumption @ 3.3V	Active: With two LEDs: 340 µA With IR Touch Detection: 15 µA Power-down: 1 µA
Note: Including LED current, without I/O toggling	
Heart Rate Measurement Range	30 - 240 bpm
Package Size	4.0 x 4.0 x 1.0 mm

* Refer to Section 8.16 Supply Voltage Registers

Ordering Information

Part Number	Package Type
PAH8011ES-IN	16-Pin LGA



For any additional inquiries, please contact us at
<http://www.pixart.com/contact.asp>

*Disclaimer:

The PAH8011ES-IN is not designed for usage in medical device. In addition, the data and information of heart rate measurement provided by this chip may not be completely accurate and may exceed heart rate tolerance as per the specification stated in the document due to different factors, such as interference with signal from external sources, incorrect wearing position and changes in weather conditions or user's body condition.

PIXART IMAGING INC. DISCLAIMS ALL LIABILITY ARISING FROM SUCH INACCURACY AND ASSUMES NO RESPONSIBILITY FOR THE CONSEQUENCES OF USE OF SUCH DATA AND INFORMATION.

Contents

PAH8011ES: Low Power Heart Rate Monitor Optical Chip.....	1
General Description	1
Key Features	1
Applications	1
Key Parameters.....	1
Ordering Information.....	1
List of Figures.....	4
List of Tables	5
1.0 Introduction.....	6
1.1 Overview	6
1.2 Terminology	6
1.3 Signal Description.....	7
1.4 Chip Array.....	7
1.5 ADC Normalized Mode	7
1.6 Power Saving Mechanism.....	7
2.0 Operating Specifications	8
2.1 Absolute Maximum Ratings.....	8
2.2 Recommended Operating Conditions	8
2.3 Thermal Specifications	9
2.4 DC Characteristics.....	9
2.5 AC Characteristics.....	10
3.0 Mechanical Specifications.....	11
3.1 Mechanical Dimension	11
3.2 Package Marking	12
4.0 System Design.....	13
4.1 System Overview	13
4.2 Reference Schematic.....	16
4.3 Design Guidelines	17
4.4 Recommended Guidelines for PCB Assembly.....	19
4.5 Package Information	20
5.0 Power States & Sequence	21
5.1 Power States.....	21
5.2 Power-up and Power-off Sequence.....	21
6.0 I ² C Serial Interface Communication.....	21
6.1 Signal Description	21
6.2 Start and Stop of Synchronous Operation	21

6.3	Packet Formats.....	21
6.4	Driven Packets	21
6.5	I ² C Timing	21
7.0	Digital SOC Function Control.....	21
7.1	Auto Exposure Control (AEC).....	21
7.2	Auto Frame Period Control (AFPC)	21
7.3	Heart Rate Detection.....	21
7.4	IR Touch Detection	21
7.5	Channel Report Frequency	21
8.0	Registers	21
8.1	Registers List.....	21
8.2	Chip Array Controls	25
8.3	Image Chip Core Digital Controls.....	25
8.4	Reset.....	25
8.5	Power Saving Mode.....	25
8.6	Channel Frame Period and Auto Control Frame Period Function	25
8.7	Channel Report Frequency	25
8.8	LED Controls	25
8.9	ADC Normalized Mode	25
8.10	Touch Detection Controls.....	25
8.11	Timing Generator Controls	25
8.12	FIFO Buffer Registers	25
8.13	Interrupt Controls.....	25
8.14	Time Stamp Controls	25
8.15	Read Information.....	25
8.16	Supply Voltage Registers	25
	Document Revision History.....	25

List of Figures

Figure 1. Functional Block Diagram	6
Figure 2. Pin Configuration	7
Figure 3. Package Outline Diagram.....	11
Figure 4. Package marking.....	12
Figure 5. System Design for App Level.....	13
Figure 6. System Design for Firmware Level	14
Figure 7. Reference Application Circuit.....	16
Figure 8. Recommend Layout PCB.....	17
Figure 9. PCB Layout Guide	18
Figure 10. IR Reflow Soldering Profile.....	19
Figure 11. Carrier Drawing.....	20
Figure 12. Unit Orientation.....	21

List of Tables

Table 1. Signal Pins Description	7
Table 2. Absolute Maximum Ratings.....	8
Table 3. Recommended Operating Conditions	8
Table 4. Thermal Specifications	9
Table 5. DC Electrical Specifications	9
Table 6. AC Electrical Specifications.....	10
Table 7. Heart Rate Detection Specifications.....	15
Table 8. Register Bank0.....	22
Table 9. Register Bank1.....	23
Table 10. Register Bank2.....	24
Table 11. Register Bank4.....	24

1.0 Introduction

1.1 Overview

The PAH8011ES is a discrete optical-based Heart Rate Detection (HRD) chip that optimizes for low power and high-performance operation. It has three LEDs driver to support with 2 Green LEDs and 1 Infrared LED externally. It comes with I²C communication interface, which supports up to 1 Mbit/s. SRAM buffer of 1596 bytes is supported for the power saving at the host.

The Figure 1 shows the architecture block diagram of the device. Refer to the subsequent chapters for detailed information on the functionality of the different interface blocks.

Note: Throughout this document PAH8011ES Low Power Optical Heart Rate Monitor Chip is referred to as the PAH8011ES.




Figure 1. Functional Block Diagram

1.2 Terminology

Term	Description
GND	Ground
BiDir	Bi-Directional
PPG	Photoplethysmogram
Touch	Touch detection for wear on or wear off

1.3 Signal Description




Figure 2. Pin Configuration

Table 1. Signal Pins Description

Pin No.	Signal Name	Type	Description
Functional Group:		Power Supplies	
1	VDDA	Input	Analog power supply (1.7 - 1.9V). Must connect 0.1µF capacitor to GND
2	VDDM	Input	Analog main power supply (3.1 - 3.6V) for internal power regulator
6	VSSLED	GND	LED Ground
7	VDDAY	Output	Internal regulator output. Must connect 0.1µF capacitor to GND
8	VSSA	GND	Analog Ground
14	VDDIO	Input	I/O Power Supply (1.62 - 3.6V)
15	VSSD	GND	Digital Ground
16	VDDD	Input	Digital power supply (1.7 - 1.9V). Must connect 0.1µF capacitor to GND
Functional Group:		Interface	
9	I2C_SCL	Input	I ² C: Clock
10	I2C_SDA	BiDir	I ² C: Data input-output
Functional Group:		Functional I/O	
11	POWERDN	Input	Hardware control to enter Power Down Mode. Connect to GND when not used Level High: Enter Power Down Mode Level Low: Leave Power Down Mode
12	INT2	Output	Touch interrupt. Default is edge sensitive interrupt, can be changed to level sensitive interrupt (high active) in INT_Type register
13	INT1	Output	Data ready interrupt. Default is edge sensitive interrupt, can be changed to level sensitive interrupt (high active) in INT_Type register
Functional Group:		LED driver control	
3	LED2	Output	LED2 driver connection. Must connect to Green LED cathode
4	LED1	Output	LED1 driver connection. Must connect to Green LED cathode
5	LEDO	Output	LEDO driver connection. Must connect to IR LED cathode

2.0 Operating Specifications

2.1 Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings

Parameters	Symbol	Min.	Max.	Unit	Notes
Analog Voltage	V_{DDM_MAX}	-0.4	$V_{DDM} + 0.3$	V	
I/O Voltage	V_{DDIO_MAX}	-0.4	$V_{DDIO} + 0.3$	V	
I/O Pin Input High Voltage	V_{DDIO_IN}	-0.4	$V_{DDIO} + 0.3$	V	All I/O pins
Relative Humidity	RH	0	50	%	Non-condensing, Non-biased
ESD	ESD_{HBM}	-	2	kV	Class 2 on all pins, as per human body model. JESD22-A114E with 15 sec zap interval.

Notes:

1. At room temperature.
2. Maximum Ratings are those values beyond which damage to the device may occur.
3. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability.
4. Functional operation under absolute maximum-rated conditions is not implied and should be restricted to the Recommended Operating Conditions.

2.2 Recommended Operating Conditions

Table 3. Recommended Operating Conditions

Description	Symbol	Min.	Typ.	Max.	Unit	Notes
Ambient Temperature	T_A	-20	25	60	°C	
Operating Junction Temperature	T_J	-35	-	80	°C	
Power Supply Voltage	V_{DDM}	3.1	3.3	3.6	V	Power regulator input supply. Includes ripples
LED Power Supply Voltage	V_{DDLED}	3.3	-	4.5	V	LED power supply. Includes ripples
Analog Supply Voltage	V_{DDA}	1.7	1.8	1.9	V	Analog power supply. Includes ripples
Digital Supply Voltage	V_{DDD}	1.7	1.8	1.9	V	Digital power supply. Includes ripples
I/O Supply Voltage	V_{DDIO}	1.62	1.8	3.6	V	Includes ripples
Power Regulator Output Voltage	V_{DDAY}	2.52	2.8	3.08	V	Internal regulator output. Includes ripples
Supply Noise	V_{Npp}	-	-	100	mV _{p-p}	Peak to peak within 10K – 80 MHz
I^2C Clock Frequency	SCL_ I^2C	-	400 ¹	1000 ²	KHz	1. Max value for Fast mode 2. Max value for Fast mode plus

Note: PixArt does not guarantee the performance if the operating temperature is beyond the specified limit.

2.3 Thermal Specifications

Table 4. Thermal Specifications

Parameters	Symbol	Min.	Typ.	Max.	Unit	Notes
Storage Temperature	T _S	-40	-	125	°C	
Lead-free Solder Temperature	T _P	-	-	245	°C	Refer to Package Handling Information document

2.4 DC Characteristics

Table 5. DC Electrical Specifications

Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
Peak Power Supply Current	I _{DDM_MAX}	-	-	10	mA	For V _{DDM}
	I _{DDLED_MAX}	-	-	150	mA	For V _{DDLED}
	I _{DDD_MAX}	-	-	20	mA	For V _{DDD}
	I _{DDA_MAX}	-	-	10	mA	For V _{DDA}
Peak I/O Supply Current	I _{DDIO_MAX}	-	-	30	mA	For V _{DDIO}
Output Supply Current	I _{DDAY_MAX}	-	-	20	mA	For V _{DDAY}
Power Consumption						
Supply Current @ Power Down	I _{DDPD}	-	1	-	uA	For chip only Wakeup by read register
With Two Green LEDs						
Supply Current @ HRD PPG mode	I _{DDHRD}	-	100	-	uA	For chip only, not including LED current, without I ² C interface I/O toggle
LED current	I _{DDLED}	-	240	-	uA	20 report/sec, LED DAC = 50mA, on yellow skin color (ET=30us)
With IR Touch Detection						
Supply Current @ Touch Detection mode	I _{DDtouch}		9		uA	For chip only, not including LED current, without I ² C interface I/O toggle
LED current at touch	I _{DDLED}	-	6	-	uA	8 report/sec, LED DAC = 50mA, on yellow skin color (ET=10us)
I/O						
Input High Voltage	V _{IH}	0.7* V _{DDIO}	-	-	V	
Input Low Voltage	V _{IL}	-	-	0.3* V _{DDIO}	V	
Output High Voltage	V _{OH}	V _{DDIO} - 0.4	-	V _{DDIO} + 0.4	V	@I _{OH} = 2mA
Output Low Voltage	V _{OL}	-0.4	-	0.4	V	@I _{OL} = 2mA
LED						
Sink current	I _{LED}	40	50	60	mA	@ LED DAC = 50mA
LED cathode voltage	V _{LED-}	0.4		3.6	V	

Notes:

- Electrical Characteristics are defined under recommended operating conditions.
- All the parameters are tested under operating conditions: V_{DDM} = 3.3V, V_{DDIO} = 1.8 and 3.3V, T_A = 25°C

2.5 AC Characteristics

Table 6. AC Electrical Specifications

Parameters	Symbol	Min.	Typ.	Max.	Unit	Conditions
Power Up from $V_{DD} \uparrow$	t_{PU}	-	10	-	ms	From $V_{DD} \uparrow$ to valid interface communication
Address and data delay time	t_{delay}	2.75		-	us	Refer to Serial Interface section
Chip Pulse Interrupt Width	t_{INT}	2	-	32	us	Default 32us, can be changed in INT_Pulse_Width register
HW POWERDN Time	$t_{powerdn}$	300	500	-	us	POWERDN keep high period

Notes:

1. Electrical Characteristics are defined under recommended operating conditions
2. All the parameters are tested under operating conditions: $T_A = 25^\circ C$, $V_{DDM} = 3.3V$, $V_{DDIO} = 3.3V$ for 3.3V IO application and $V_{DDIO} = 1.8 V$ for 1.8V IO application.

3.0 Mechanical Specifications

3.1 Mechanical Dimension




Figure 3. Package Outline Diagram

3.2 Package Marking

Refer to Figure 4. Package marking for the code marking location on the device package.




Figure 4. Package marking

4.0 System Design

4.1 System Overview

This section describes on how the chip being used to make up a complete system including the explanation on the 3rd party components and how they work with the chip.

The PAH8011ES is based on CMOS optical technology and designed to meet the requirements for the implementation in heart rate monitor accessories and wearables like smart watch or wrist band device. Figure 5 illustrates a system design for App Level diagram. The processor is accessing PPG data from the chip, then pass it to App level. APP level applies PixArt provided algorithm library to determine the heart rate data and waveform. Figure 6. System Design for Firmware Level illustrates a system design for Firmware Level diagram. The processor will also access PPG data from the chip, then perform heart rate calculation with PixArt algorithm library and send result to display or end device.

PAH8011ES can be configured to generate different frame rate setting.




Figure 5. System Design for App Level




Figure 6. System Design for Firmware Level

4.2 Heart Rate Detection

Heart rate detection is an optical measurement technique that uses a light source and a detector to detect cardiovascular pulse wave that propagates through the body. The detected signal (pulse wave) called photoplethysmography and it is known as PPG/PTG. The PPG signal reflects the blood movement in the vessel, which goes from the heart to the fingertips through the blood vessels in a wave-like motion. Therefore, we can use this PPG signal to calculate heart rate.

This optical based technology could offer significant benefits in healthcare application as it is noninvasive, yet accurate and simple to use.

4.2.1 Applications

- Heart rate detection in general healthcare (Perfusion Index : Typ.1%)
- PPG Waveform

4.2.2 Heart Rate Detection Performance

Table 7. Heart Rate Detection Specifications

Parameters	Value	Unit	Conditions
Heart Rate Measurement Range	30 – 240	bpm	
Heart Rate Tolerance of Average Root Mean Square (ARMS)	±3	bpm	@ Room temperature for steady state: 0 km/hr.
	±5	bpm	@ Room temperature for motion state: 0 – 9 km/hr on the treadmill.
Response Time	8 – 10	second	@ Heart Rate = 72/bpm

Notes:

- PAH8011ES can provide heart rate measurement. However, it is not for medical device usage.
- For usage of heart rate detection chip on the wearable device that to be put on the wrist, finger or palm,
 - The chip must be placed securely and in-contact with the skin surface as well as keeping it stable without any motion during measurement in acquiring accurate heart rate measurement.
 - Do not wear the device on the wrist bone. It should be wear on the higher position of, especially for those with a smaller wrist.
- Chip's performance is optimized with good blood flow. It is recommended to have light exercise for a few minutes to increase your blood flow before turning on the heart rate monitor.
- On cold weather condition or user is having poor blood circulation (e.g.: cold hands, fingers and feet), the chip performance (heart rate accuracy) could be effected as the blood flow is slower in the measuring spot position. It is recommended to activate the heart rate monitor in indoor use.
- If the chip is having problem to read heart rate, may try to swap it on the other side of hand wrist to repeat the measurement.
- For continuous heart rate measurement, do minimize hand movement and extreme bending of the wrist.

4.3 Reference Schematic




Figure 7. Reference Application Circuit

4.4 Design Guidelines

4.4.1 Schematic Design

1. VDDM & VDDIO & VDDLED: 3.3V, VDD18V: 1.8V (for 3.3V System)
2. VDDM & VDDLED: 3.3V~3.6V, VDDIO: 1.8V, VDD18V: 1.8V (for 1.8V System)
3. VDDM & VDDLED: 3.3V~3.6V, VDD18V: 1.8V, VDDIO: 2.8V (for 2.8V System)
4. It is recommended to separate the power system of VDDM/VDDLED and wireless system to avoid power interference.
5. The maximum load current of LDO (supplying power to VDDM/VDD18V/VDDLED/VDDIO) need to be larger than 250mA. For maximum current of each power rail, refer to IDDM_MAX, IDDLED_MAX, IDDD_MAX, IDDA_MAX, IDDIO_MAX and IDDAY_MAX parameters in Table 5. DC Electrical Specifications
6. I₂C_SDA and I₂C_SCL must pull high to VDDIO with resistor.
7. VDDM, VDDD, VDDA, VDDAY must have 0.1μF capacitor connecting to GND and place closely to 8011.
8. The AGND, DGND and LEDGND must be separated and connected to PCB main GND.
9. INT1 pin is recommended to be connected to MCU HW INT as data ready INT for power saving.
10. INT2 pin is recommended to be connected to MCU HW INT for touch function.
11. Ensure that the VDDM, VDDLED, VDD18V's power noise should be under 100mV. (with 0.1μF and 10μF capacitor)
12. At power on, VDDIO must be powered on equal to or first than VDD18V.
Note: When VDDIO must be powered on first before VDDM, host should prevent using the I₂C interface (connected with chip) to switch the LDO providing VDDM voltage.
13. At power off for 1.8V IO system, VDDM must be powered off first than VDD18V/VDDIO.
14. At power off for 2.8V/3.3V IO system, VDDIO and VDDM must be powered off first than VDD18V.
15. When PAH8011ES is not in used, put the chip into Power Down Mode.

4.4.2 Recommend Layout PCB

4.4.2.1 Pad Dimension on PCB/FPC

1. Pad size design:
 - If use solder mask defined (SMD), pad size is referred as solder mask opening size.
 - If use non-solder mask defined (non-SMD), pad size is referred as copper metal size.
2. Recommended dimension of pad is shown in Figure 8. The actual pad size design will need to consider components aside. (All dimensions are in mm)




Figure 8. Recommend Layout PCB

4.4.2.2 Recommendation of Stiffener

If use FPC (Flex) board, need add stiffener for FPC (Flex) back-side (at Sensor package area) to enhance the flex strength.

1. Recommended stiffener type: FR4 or stainless steel.
2. Recommended stiffener thickness: minimum 0.4mm for FR4 type, minimum 0.15mm for stainless steel.

4.4.2.3 Recommended use 0.1~0.12mm thickness stencil for SMT process.

1. The stencil thickness selection will need to consider passive component size aside package.
2. In case of the package is surface mounted on FPCB (Flexible Printed Circuit Boards), the overall thickness of cover layer & adhesive layer is recommended to be controlled less than 40um.

4.4.2.4 PCB Layout Guidelines

The following guidelines can be refer to Figure 9. PCB Layout Guide.

1. Trace width of VDDM, VDDIO, VDDLED, VDDA, VDDD, VDDAY, LED0, LED1, LED2 traces must be at least 8 mils.
2. Capacitor 0.1 μ F must be placed close to the chip package.
3. The GND plane of GND of VSSA, VSSD and VSSLED must be layout separately and connected to the PCB's main GND.
4. If use FPC (Flex) board, recommend VSSLED pin separately to output pin, because of high LED current operation.




Figure 9. PCB Layout Guide

4.5 Recommended Guidelines for PCB Assembly

Recommended vendor and type for Pb-free solder paste

1. Almit LFM-48W TM-HP
2. Senju M705-GRN360-K

IR Reflow Soldering Profile can be refer to Figure 10. IR Reflow Soldering Profile: Temperature profile is the most important control in reflow soldering. It must be fine-tuned to establish a robust process.




Figure 10. IR Reflow Soldering Profile

Note:

(1) Average Ramp-up Rate (30°C to preheat zone):

1.5~2.5°C /Sec

(2) Preheat zone:

(2.1) Temperature ramp from 170~200°C

(2.2) Exposure time: 90 +/- 30 sec

(3) Melting zone:

(3.1) Melting area temperature > 220°C for at least 30~50sec

(3.2) Peak temperature: 245°C

MS Level: MS Level 3

4.6 Package Information

4.6.1 Carrier Drawing




Figure 11. Carrier Drawing

4.6.2 Unit Orientation




Figure 12. Unit Orientation

The maximum capacity of one packing box for PAH8011ES-IN: One Inner packing box = 2500 units

Note: The Tape and Reel packing with vacuum pack is 1year storage available @ 25°C, 50%RH

5.0 Registers List

Table 8. Register Bank0

Note: Switch to Register Bank0 by writing 0x00 to Reg-0x7F

Address	Register Name	Access	Default	Address	Register Name	Access	Default
0x00	Product_ID_LB	RO	0x11	0x41	AE_ChB_InnerHiTarget_LB	R/W	0x00
0x01	Product_ID_HB	RO	0x80	0x42	AE_ChB_InnerHiTarget_HB	R/W	0x09
0x02	Version_ID	RO	0xB1	0x43	AE_ChB_InnerLoTarget_LB	R/W	0x00
0x13	AE_ChA_EnH	R/W	0x03	0x44	AE_ChB_InnerLoTarget_HB	R/W	0x07
0x14	AE_ChA_Item	R/W	0x1B	0x49	AE_ChB_LED_DAC_Max	R/W	0x3F
0x16	AE_ChA_ET_Max_LB	R/W	0xA0	0x4A	AE_ChB_LED_DAC_Min	R/W	0x01
0x17	AE_ChA_ET_Max_HB	R/W	0x00	0x51	AE_ChC_EnH	R/W	0x03
0x19	AE_ChA_ET_Min_LB	R/W	0x20	0x52	AE_ChC_Item	R/W	0x1B
0x1A	AE_ChA_ET_Min_HB	R/W	0x00	0x54	AE_ChC_ET_Max_LB	R/W	0xA0
0x1D	AE_ChA_ET_Step	R/W	0x08	0x55	AE_ChC_ET_Max_HB	R/W	0x00
0x1E	AE_ChA_OuterHiBound_LB	R/W	0x00	0x57	AE_ChC_ET_Min_LB	R/W	0x20
0x1F	AE_ChA_OuterHiBound_HB	R/W	0x0A	0x58	AE_ChC_ET_Min_HB	R/W	0x00
0x20	AE_ChA_OuterLoBound_LB	R/W	0x00	0x5B	AE_ChC_ET_Step	R/W	0x08
0x21	AE_ChA_OuterLoBound_HB	R/W	0x06	0x5C	AE_ChC_OuterHiBound_LB	R/W	0x00
0x22	AE_ChA_InnerHiTarget_LB	R/W	0x00	0x5D	AE_ChC_OuterHiBound_HB	R/W	0x0A
0x23	AE_ChA_InnerHiTarget_HB	R/W	0x09	0x5E	AE_ChC_OuterLoBound_LB	R/W	0x00
0x24	AE_ChA_InnerLoTarget_LB	R/W	0x00	0x5F	AE_ChC_OuterLoBound_HB	R/W	0x06
0x25	AE_ChA_InnerLoTarget_HB	R/W	0x07	0x60	AE_ChC_InnerHiTarget_LB	R/W	0x00
0x2A	AE_ChA_LED_DAC_Max	R/W	0x3F	0x61	AE_ChC_InnerHiTarget_HB	R/W	0x09
0x2B	AE_ChA_LED_DAC_Min	R/W	0x01	0x62	AE_ChC_InnerLoTarget_LB	R/W	0x00
0x32	AE_ChB_EnH	R/W	0x03	0x63	AE_ChC_InnerLoTarget_HB	R/W	0x07
0x33	AE_ChB_Item	R/W	0x1B	0x68	AE_ChC_LED_DAC_Max	R/W	0x3F
0x35	AE_ChB_ET_Max_LB	R/W	0xA0	0x69	AE_ChC_LED_DAC_Min	R/W	0x01
0x36	AE_ChB_ET_Max_HB	R/W	0x00	0x70	ChA_LED_Assign	R/W	0x01
0x38	AE_ChB_ET_Min_LB	R/W	0x20	0x71	ChB_LED_Assign	R/W	0x02
0x39	AE_ChB_ET_Min_HB	R/W	0x00	0x72	ChC_LED_Assign	R/W	0x04
0x3C	AE_ChB_ET_Step	R/W	0x08	0x73	ChA_Pixel_Assign	R/W	0x0F
0x3D	AE_ChB_OuterHiBound_LB	R/W	0x00	0x74	ChB_Pixel_Assign	R/W	0x0F
0x3E	AE_ChB_OuterHiBound_HB	R/W	0x0A	0x75	ChC_Pixel_Assign	R/W	0x0F
0x3F	AE_ChB_OuterLoBound_LB	R/W	0x00				
0x40	AE_ChB_OuterLoBound_HB	R/W	0x06				

Table 9. Register Bank1

Note: Switch to Register Bank1 by writing 0x01 to Reg-0x7F

Address	Register Name	Access	Default	Address	Register Name	Access	Default
0x00	ChT_Touch_Function	R/W	0x03	0x2C	ChB_ADC_Samp_Num	R/W	0x02
0x02	ChT_ExpoTime	R/W	0x28	0x2D	ChC_ADC_Samp_Num	R/W	0x02
0x03	ChT_LED DAC	R/W	0x50	0x2E	ADC_Normalized_EnL	R/W	0x00
0x04	Touch_UpperTH_LB	R/W	0x00	0x2F	Wr_Data_Truncate	R/W	0x0A
0x05	Touch_UpperTH_HB	R/W	0x07	0x30	TG_Enable	R/W	0x00
0x07	Touch_LowerTH_LB	R/W	0x00	0x35	INT_Type	R/W	0x3E
0x08	Touch_LowerTH_HB	R/W	0x06	0x36	INT_Mode_Sel	R/W	0x0E
0x0A	Touch_Count_TH	R/W	0x01	0x37	INT_Mask_Select	R/W	0x00
0x0B	NoTouch_Count_TH	R/W	0x00	0x38	ChA_Auto_FramePeriod_EnH	R/W	0x01
0x0D	ChT_LED_Assign	R/W	0x01	0x3C	ChA_Auto_FP_Max_LB	R/W	0x80
0x0E	ChT_Pixel_Assign	R/W	0x10	0x3D	ChA_Auto_FP_Max_HB	R/W	0x02
0x11	ChT_Frame_Period	R/W	0x0A	0x3E	ChA_Auto_FP_Min_LB	R/W	0x14
0x12	ChT_Report_Divider_LB	R/W	0x14	0x3F	ChA_Auto_FP_Min_HB	R/W	0x00
0x13	ChT_Report_Divider_HB	R/W	0x00	0x40	ChB_Auto_FramePeriod_EnH	R/W	0x01
0x14	ChT_ADC_Samp_Num	R/W	0x03	0x44	ChB_Auto_FP_Max_LB	R/W	0x80
0x15	ChA_Frame_Period_LB	R/W	0x28	0x45	ChB_Auto_FP_Max_HB	R/W	0x02
0x16	ChA_Frame_Period_HB	R/W	0x00	0x46	ChB_Auto_FP_Min_LB	R/W	0x14
0x17	ChB_Frame_Period_LB	R/W	0x28	0x47	ChB_Auto_FP_Min_HB	R/W	0x00
0x18	ChB_Frame_Period_HB	R/W	0x00	0x48	ChC_Auto_FramePeriod_EnH	R/W	0x01
0x19	ChC_Frame_Period_LB	R/W	0x28	0x4C	ChC_Auto_FP_Max_LB	R/W	0x80
0x1A	ChC_Frame_Period_HB	R/W	0x00	0x4D	ChC_Auto_FP_Max_HB	R/W	0x02
0x1B	ChA_Frame_Samp_Num	R/W	0x04	0x4E	ChC_Auto_FP_Min_LB	R/W	0x14
0x1C	ChB_Frame_Samp_Num	R/W	0x04	0x4F	ChC_Auto_FP_Min_HB	R/W	0x00
0x1D	ChC_Frame_Samp_Num	R/W	0x04	0x56	FIFO_RptNum_LB	R/W	0x29
0x21	ChA_Function	R/W	0x68	0x57	FIFO_RptNum_HB	R/W	0x00
0x23	ChB_Function	R/W	0x69	0x58	FIFO_AutoClearNum	R/W	0x14
0x24	Update_Flag	R/W	0x00	0x5A	FIFO_Data_Mode	R/W	0x03
0x25	ChC_Function	R/W	0x69	0x5B	FIFO_Info_Mode	R/W	0x00
0x26	Golden_Report_Divider_LB	R/W	0x40	0x5D	LEDODAC_Man_Code	R/W	0x40
0x27	Golden_Report_Divider_HB	R/W	0x06	0x5E	LED1DAC_Man_Code	R/W	0x40
0x28	ChA_Report_Divider	R/W	0x01	0x5F	LED2DAC_Man_Code	R/W	0x40
0x29	ChB_Report_Divider	R/W	0x01	0x60	LEDDAC_Test_EnH	R/W	0x00
0x2A	ChC_Report_Divider	R/W	0x01				
0x2B	ChA_ADC_Samp_Num	R/W	0x02				

Table 10. Register Bank2

Note: Switch to Register Bank2 by writing 0x02 to Reg-0x7F

Address	Register Name	Access	Default	Address	Register Name	Access	Default
0x00	Read_Touch_Data_LB	RO	0x00	0x16	Read_ChA_ADC_Data_HB	RO	0x00
0x01	Read_Touch_Data_HB	RO	0x00	0x17	Read_ChB_ADC_Data_LB	RO	0x00
0x03	Read_ChA_ET_LB	RO	0x00	0x18	Read_ChB_ADC_Data_HB	RO	0x00
0x04	Read_ChA_ET_HB	RO	0x00	0x19	Read_ChC_ADC_Data_LB	RO	0x00
0x06	Read_ChB_ET_LB	RO	0x00	0x1A	Read_ChC_ADC_Data_HB	RO	0x00
0x07	Read_ChB_ET_HB	RO	0x00	0x1B	INT_Reg_Array	R/W	0x00
0x09	Read_ChC_ET_LB	RO	0x00	0x1C	Read_FIFO_Checksum_A	RO	0x00
0x0A	Read_ChC_ET_HB	RO	0x00	0x1D	Read_FIFO_Checksum_B	RO	0x00
0x0C	Read_ChA_LEDDAC	RO	0x00	0x1E	Read_FIFO_Checksum_C	RO	0x00
0x0D	Read_ChB_LEDDAC	RO	0x00	0x1F	Read_FIFO_Checksum_D	RO	0x00
0x0E	Read_ChC_LEDDAC	RO	0x00	0x20	Read_FIFO_Checksum_E	RO	0x00
0x0F	Read_ChA_FP_LB	RO	0x00	0x25	FIFO_RPTNUM_SYNC_LB	RO	0x00
0x10	Read_ChA_FP_HB	RO	0x00	0x26	FIFO_RPTNUM_SYNC_HB	RO	0x00
0x11	Read_ChB_FP_LB	RO	0x00	0x4B	TimeStamp_EnH	R/W	0x00
0x12	Read_ChB_FP_HB	RO	0x00	0x4E	TimeStamp_Data_A	RO	0x00
0x13	Read_ChC_FP_LB	RO	0x00	0x4F	TimeStamp_Data_B	RO	0x00
0x14	Read_ChC_FP_HB	RO	0x00	0x50	TimeStamp_Data_C	RO	0x00
0x15	Read_ChA_ADC_Data_LB	RO	0x00				

Register Bank3 are FIFO data, use interface to burst read Address 0x00 for acquiring FIFO data.

Note: Switch to Register Bank3 by writing 0x03 to Reg-0x7F

Table 11. Register Bank4

Note: Switch to Register Bank4 by writing 0x04 to Reg-0x7F

Address	Register Name	Access	Default
0x15	INT_Direction	R/W	0x0F
0x64	Global_Reset_N	R/W	0x01
0x65	TG_Reset_N	R/W	0x01
0x66	Reg_Reset_N	R/W	0x01
0x69	PD_Mode_EnH	R/W	0x00

Document Revision History

Revision Number	Date	Description
1.0	09 May 2017	<p>Product release version. Update from previous version v0.91</p> <ol style="list-style-type: none">1. Add maximum load current of LDO in Section 4.4.1 Schematic Design2. Update Figure 4. Package marking
1.1	20 Oct. 2017	<ol style="list-style-type: none">1. Remove PCB Layout Guidelines item(5)2. Modify Debug Mode as Info. Mode <p>Modify Recommended Layout PCB</p>