dvance

PAL16RA8

20-pin Asynchronous TTL Programmable Array Logic

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- 30 ns maximum propagation delay and 20 MHz fmax
- Individually programmable asynchronous clock, preset, reset, and enable
- Registered or combinatorial outputs
- Programmable polarity
- Programmable replacement for high-speed TTL logic

- TTL-level register preload for testability
- Easy design with PALASM® software
- Programmable on standard PAL[®] device programmers
- 20-pin DIP and 20-pin PLCC packages save space

GENERAL DESCRIPTION

The PAL16RA8 offers asynchronous clocking for each of the eight flip-flops in the device. The eight macrocells feature programmable clock, preset, reset, and enable, and all can operate asynchronously to other macrocells in the same device. The PAL16RA8 also has flip-flop bypass, allowing any combination of registered and combinatorial outputs.

The PAL16RA8 utilizes Advanced Micro Devices' advanced junction-isolated bipolar process and fuse-link technology. The devices provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The PAL16RA8 allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and


placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.

The entire PAL device family is supported by the PALASM software package. The PAL family is programmed on conventional PAL device programmers.

BLOCK DIAGRAM




PAL and PALASM are registered trademarks of Advanced Micro Devices. This part is covered by various U.S. and foreign patents owned by Advanced Micro Devices


Publication # 10232 Filesue Date: January 1990

Rev. 8 Amendment

CONNECTION DIAGRAMS



10232-002A



PLCC

Note:

Pin 1 is marked for orientation.

10232-003A

PIN DESIGNATIONS

GND	Ground
1	Input
I/O	Input/Output
ŌĒ	Output Enable
PL	Preload
Vcc	Supply Voltage


PAL16RA8 2-63

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number a. Family Type (Valid Combination) is formed by a combination of:

- b. Number of Array Inputs

- c. Output Type d. Number of Outputs
- e. Operating Conditions
- f. Package Type g. Optional Processing



Valid Combinations				
PAL16RA8	CN, CNL, CJ			

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device.

Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.

Note: Marked with MMI logo.

FUNCTIONAL DESCRIPTION

The PAL16RA8 has eight dedicated input lines and eight programmable I/O macrocells. The Registered Asynchronous (RA) macrocell is shown in Figure 1. Pin 1 serves as global register preload and pin 11 serves as global output enable. Programmable output polarity is available to provide user-programmable output polarity for each individual macrocell.

The programmable functions in the PAL16RA8 are automatically configured from the user's design specification, which can be in a number of formats. The design specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

Programmable Preset and Reset

In each macrocell, two product lines are dedicated to asynchronous preset and asynchronous reset. If the preset product line is HIGH, the Q output of the register becomes logic 1. If the reset product line is HIGH, the Q output of the register becomes a logic 0. The operation of the programmable preset and reset overrides the clock.

Combinatorial/Registered Outputs

If both the preset and reset product lines are HIGH, the flip-flop is bypassed (Bypass Mode) and the output becomes combinatorial. Otherwise, the output is from the register (Registered Mode). Each output can be configured to be combinatorial or registered.

Programmable Clock


The clock input to each flop-flop comes from the programmable array, allowing any flip-flop to be clocked independently if desired.

Three-State Outputs

The devices provide a product term dedicated to local output control. There is also a global output control pin. The output is enabled if both the global output control pin is LOW and the local output control product term is HIGH. If the global output control pin is HIGH, all outputs will be disabled. If the local output control product term is LOW, then that output will be disabled.

Security Fuse

A security fuse is also provided to prevent unauthorized copying of PAL device patterns. Once the fuse is programmed, the circuitry enabling verification is permanently disabled, and the array will read as if every array fuse is programmed. With verification not operating, it is impossible to simply copy the PAL device pattern on a PAL device programmer.



10232-004A

Figure 1. PAL16RA8 Macrocell

Programmable Polarity

The outputs can be programmed either active-LOW or active-HIGH. This is represented by the Exclusive-OR gate shown in the PAL16RA8 logic diagram. When the output polarity fuse is programmed, the lower input to the Exclusive-OR gate is HIGH, so the output is active-HIGH. Similarly when the output polarity fuse is intact, the output is active-LOW. The programmable output polarity feature allows the user a higher degree of flexibility when writing equations.

Programming

The PAL16RA8 can be programmed on standard logic programmers. Programmers approved by Advanced Micro Devices are listed in the Programmer Reference Guide

Register Preload


The register on the PAL16RA8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery. Register preload is controlled by a TTL-level signal, making it a convenient board-level initialization function.

Quality and Testability

The PAL16RA8 offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The PAL16RA8 is fabricated with AMD's junction-isolated process, utilizing TiW fuses.




10232-005A

Figure 2. Macrocell Configurations

LOGIC DIAGRAM

PAL16RA8



10232-006A

PAL16RA8 2-67

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature

with Power Applied -55°C to +125°C

Supply Voltage with

DC Input Voltage

Respect to Ground

-0.5 V to +7.0 V -1.5 V to $V_{CC} + 0.5 \text{ V}$

DC Output or I/O Pin Voltage -0.5 V to V_{CC} + 0.5 V Stresses above those listed under Absolute Maximum Rat**OPERATING RANGES**

Commercial (C) Devices

Ambient Temperature (T_A)

Operating in Free Air

Supply Voltage (Vcc) with Respect to Ground

+4.75 V to +5.25 V

0°C to +75°C

Operating ranges define those limits between which the functionality of the device is guaranteed.

ings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
VoH	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$	2.4		٧
Vol	Output LOW Voltage	$I_{OL} = 8 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$		0.5	>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min.		-1.5	٧
l _{iH}	Input HIGH Current	V _{IN} = 2.4 V, V _{CC} = Max. (Note 2)		25	μА
l _{IL}	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max. (Note 2)		-250	μA
l _i	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max.		100	μA
ЮZН	Off-State Output Leakage Current HIGH	V _{OUT} = 2.4 V, V _{CC} = Max. V _{IN} = V _{IH} or V _{IL} (Note 2)		100	μА
lozi	Off-State Output Leakage Current LOW	V _{OUT} = 0.4 V, V _{CC} = Max. V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μA
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max. (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max.		170	mA

Notes:


- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.


SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)


Parameter Symbol	Parameter D	eter Description			Mi (Not		Max.	Unit
tpD	Input or Feed	-	back to Active Low				30	ns
	Combinatoria	if Output	Active	High			35	пѕ
ts	Setup Time fi	rom Input or Fe	edback t	o Clock	20	0		ns
tн	Hold Tim		Active		1(0		ns
	TIOK! THE		Active High		0			ns
tco	Clock to Output or Feedback				10	0	30	ns
tap	Asynchronous Preset to Registered Output					35	ns	
tapw	Asynchronous Preset Width			20	0		ns	
tar	Asynchronous Reset to Registered Output					40	ns	
tarw	Asynchronou	synchronous Reset Width				0		ns
t _{WL}	OL -1 146 191	LOW	LOW			0		ns
twH	Clock Width	HIGH			20	0		ns
f _{MAX}	Maximum Frequency	External Fee	edback	1/(ts + tco)	20	0		MHz
-18047	(Note 3)	No Feedbac	k	1/(tw+ + twL)	25	5		MHz
tpzx	OE to Output Enable					20	ns	
tpxz	OE to Output Disable					20	ns	
tea	Input to Output Enable Using Product Term Control					30	ns	
ten	Input to Output Disable Using Product Term Control					30	ns	


Notes:

- 1. See Switching Test Circuit for test conditions.
- 2. Output delay minimums are measured under best-case conditions.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.














Output

tpxz

OE

input to Output Disable/Enable

OE to Output Disable/Enable


tpzx

12015-014A

Notes:


- 1. $V_T = 1.5 \text{ V}$
- 2. Input pulse amplitude 0 V to 3.0 V
- 3. Input rise and fall times 2-5 ns typical.

KEY TO SWITCHING WAVEFORMS



KS000010-PAL

SWITCHING TEST CIRCUIT




12350-019A

Specification	S ₁	CL	R ₁	R₂	Measured Output Value
t _{PD} , tco	Closed				1.5 V
tpzx, tea	Z → H: Open Z → L: Closed	50 pF	560 Ω	1.1 kΩ	1.5 V
texz, ten	H → Z: Open L → Z: Closed	5 pF			$H \rightarrow Z: V_{OH} = 0.5 V$ $L \rightarrow Z: V_{OL} + 0.5 V$

INPUT/OUTPUT EQUIVALENT SCHEMATICS

Input VCC Program/Verify Circuitry



2-72 PAL16RA8


OUTPUT REGISTER PRELOAD

The preload function allows the register to be loaded from the output pins. This feature aids functional testing of sequential designs by allowing direct setting of output states. The procedure for preloading follows.

- 1. Set \overline{OE} to V_{IHP} to disable output registers.
- 2. Apply either V_{IHP} or V_{ILP} to all registered outputs. Leave combinatorial outputs floating.
- 3. Pulse PL from VIHP to VILP to VIHP.

- 4. Remove V_{ILP}/V_{IHP} from all registered output pins.
- 5. Lower OE to V_{ILP} to enable the output registers.
- Verify V_{OL}/V_{OH} at all registered output pins. Note that because of the output inverter, a register that has been preloaded HIGH will provide a LOW at the output.

Parameter Symbol	Parameter Description	Min.	Rec.	Max.	Unit
V _{ILP}	Low-level input voltage	0	0	0.5	٧
V _{IHP}	High-level input voltage	2.4	5.0	5.5	٧
tsp	Preload setup time	25			ns
twp	Preload pulse width	35			ns
tHP	Preload hold time	25			ns



10232-010A

Output Register Preload Waveform