PALLV22V10Z-25

Low-Voltage, Zero-Power 24-Pin EE CMOS Versatile PAL Device



DISTINCTIVE CHARACTERISTICS

- Low-voltage operation, 3.3 V JEDEC compatible
- Zero-power CMOS technology
 - 30 μA standby current
 - 25-ns propagation delay (t_{PD})
- Unused product term disable for reduced power consumption
- Industrial operating conditions
 - $T_A = -40^{\circ}C$ to $+85^{\circ}C$
- 3.3-V (CMOS) and 5-V (CMOS and TTL) compatible inputs and I/O
- Electrically-erasable technology provides reconfigurable logic and full testability

- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP and 28-pin PLCC packages save space

GENERAL DESCRIPTION

The PALLV22V10Z is an advanced PAL device built with low-voltage, zero-power, electrically-erasable CMOS technology. It provides user-programmable logic for replacing conventional zero-power CMOS SSI/MSI gates and flip-flops at a reduced chip count.

The PALLV22V10Z provides low voltage and zero standby power. At 30 μ A maximum standby current, the PALLV22V10Z allows battery powered operation for an extended period.

The ZPAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs

(see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.


AMD's FusionPLD program allows PALLV22V10Z designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.

Publication# 17661 Rev. D Amendment /0 Issue Date: February 1996

2-261




BLOCK DIAGRAM




CONNECTION DIAGRAMS Top View

SKINNYDIP



PLCC



Note:

Pin 1 is marked for orientation.

PIN DESCRIPTION


CLK = Clock
GND = Ground
I = Input
I/O = Input/O

I/O = Input/Output
NC = No Connect
Vcc = Supply Voltage

ORDERING INFORMATION

Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of these elements:



Valid Combinations		
PALLV22V10Z-25	PI, JI	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The PALLV22V10Z is the low-voltage, zero-power version of the PALCE22V10. It has all the architectural features of the PALCE22V10. In addition, the PALLV22V10Z has zero standby power and unused product term disable.

The PALLV22V10Z allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PALLV22V10Z has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits So - S1. Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the

multiplexer. Erasing the bit disconnects the control line from GND and it floats to Vcc (1), selecting the "1" path.

The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

Variable Input/Output Pin Ratio


The PALLV22V10Z has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

Registered Output Configuration

Each macrocell of the PALLV22V10Z includes a D-type flip-flop for data storage and synchronization. The flipflop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ($S_1 = 0$), the array feedback is from \overline{Q} of the flip-flop.

Combinatorial I/O Configuration


Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop $(S_1 = 1)$. In the combinatorial configuration the feedback is from the pin.




1 = Erased (charged) EE bit

17661D-4


Figure 1. Output Logic Macrocell




Registered/Active Low



Registered/Active High



Combinatorial/Active Low



Combinatorial/Active High

17661D-5

Figure 2. Macrocell Configuration Options

Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit So in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high $(S_0 = 1)$.

Preset/Reset

For initialization, the PALLV22V10Z has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

Benefits of Lower Operating Voltage

The PALLV22V10Z has an operating voltage range of 3.0 V to 3.6 V. Low voltage allows for lower operating power consumption, longer battery life, and/or smaller batteries for notebook applications. The PALLV22V10Z inputs accept voltages up to 5.5 V, so they are safe for mixed voltage design.

Because power is proportional to the square of the voltage, reduction of the supply voltage from 5.0 V to 3.3 V significantly reduces power consumption. This directly translates to longer battery life for portable applications. Lower power consumption can also be used to reduce the size and weight of the battery. Thus, 3.3 V designs facilitate a reduction in the form factor.

A lower operating voltage results in a reduction of I/O voltage swings. This reduces noise generation and provides a less hostile environment for board design. Lower operating voltage also reduces electromagnetic radiation noise and makes obtaining FCC approval easier.

Zero-Standby Power Mode

The PALLV22V10Z features a zero-standby power mode. When none of the inputs switch for an extended period (typically 30 ns), the PALLV22V10Z will go into standby mode, shutting down most of its internal circuitry. The current will go to almost zero (lcc < 30 μA). The outputs will maintain the states held before the device went into the standby mode.

If a macrocell is used in registered mode, switching pin CLK/I₀ will not affect standby mode status for that macrocell. If a macrocell is used in combinatorial mode, switching pin CLK/I₀ will affect standby mode status for that macrocell.

This feature reduces dynamic I_{CC} proportional to the number of registered macrocells used. If all macrocells are used as registers, and only CLK/I₀ is switching, the device will not be in standby mode but dynamic I_{CC} will typically be <2 mA. This is because only the CLK/I₀ buffer will draw current. The use of combinatorial macrocells will add on average of about 5 mA per macrocell (at 25 MHz) under these same conditions.

When any input switches, the internal circuitry is fully enabled and power consumption returns to normal. This feature results in considerable power savings for operation at low to medium frequencies.

Product-Term Disable

On a programmed PALLV22V10Z, any product terms that are not used are disabled. Power is cut off from these product terms so that they do not draw current. Product-term disabling results in considerable power savings. This savings is greater at the higher frequencies.

Further hints on minimizing power consumption can be found in the Application Note "Minimizing Power Consumption with Zero-Power PLDs," at the end of this databook.

3.3-V (CMOS) and 5-V (CMOS and TTL) Compatible Inputs and I/O

Input voltages can be at TTL levels. Additionally, the PALLV22V10Z can be driven with true 5-V CMOS levels due to special input and I/O buffer circuitry.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALLV22V10Z will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

Register Preload

The registers on the PALLV22V10Z can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Bit

After programming and verification, a PALLV22V10Z design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

Programming and Erasing

The PALLV22V10Z can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.


Quality and Testability

The PALLV22V10Z offers a very high level of built-in quality. The erasability of the CMOS PALLV22V10Z allows direct testing of the device array to guarantee 100% programming and functional yields.

Technology

The high-speed PALLV22V10Z is fabricated with AMD's advanced electrically-erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be 3.3 and 5 V device compatible. This technology provides strong input-clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

LOGIC DIAGRAM SKINNYDIP (PLCC) Pinouts





ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect
to Ground
DC Input Voltage0.5 V to +5.5 V
DC Output or I/O Pin Voltage0.5 V to +5.5 V
Static Discharge Voltage 2001 V
Latchup Current ($T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Industrial (I) Devices

Operating Case	
Temperature (T _A)	. –40°C to +85°C
Supply Voltage (Vcc) with	
Respect to Ground	. +3.0 V to +3.6 \
Supply Voltage (Vcc) with	

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Voн	Output HIGH Voltage	VIN = VIH or VIL	lон = −2 mA	2.4		V
		Vcc = Min	Іон = -100 μΑ	Vcc -0.3		٧
Vol	Output LOW Voltage	VIN = VIH or VIL	IoL = 2 mA		0.4	V
		Vcc = Min	IoL = 100 μA		0.2	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGI Voltage for all Inputs (Note 1)	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		5.5	>
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V	
Іін	Input HIGH Leakage Current	VIN = VCC, VCC = Max	VIN = Vcc, Vcc = Max		10	μΑ
lı∟	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max			-10	μΑ
Іоzн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max Vin = Vih or Vil (Note 2)			10	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = Vih or ViL (Note 2)			-10	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)		- 5	-75	mA
Icc	Supply Current	Outputs Open (Iout = 0 mA) f = 0 MHz			30	μΑ
		V _{CC} = Max (Note 4)	f = 15 MHz		55	mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. This parameter is guaranteed under worst case test conditions. Refer to the I_{CC} vs. Frequency graph in this datasheet for typical I_{CC} characteristics.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition		Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 3.3 V T _A = 25°C	5	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	ρг

Note:

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)


Parameter Symbol	Parameter Description			Min	Max	Unit
tpD	Input or Feedba	ack to Combinatorial Outpu	t (Note 3)		25	ns
ts	Setup Time from	m Input, Feedback or SP to	Clock	15		ns
tH	Hold Time			0		ns
tco	Clock to Output				15	ns
tar	Asynchronous F	Reset to Registered Output	t		25	ns
tarw	Asynchronous F	Reset Width		25		ns
tarr	Asynchronous F	Asynchronous Reset Recovery Time		25		ns
tspr	Synchronous Pr	Synchronous Preset Recovery Time		25		ns
twL	Clock Width	LOW	LOW			ns
twn		HIGH		10		ns
	Maximum	External Feedback	1/(ts + tco)	33.3		MHz
fmax	Frequency (Notes 4 and 5)	Internal Feedback (f _{CNT})	Internal Feedback (f _{CNT}) 1/(t _S + t _{CF})			MHz
	,	No Feedback 1/(t _{WH} + t _{WL})				MHz
tEA	Input to Output Enable Using Product Term Control				25	ns
ter	Input to Output	Input to Output Disable Using Product Term Control			25	ns


Notes:

- 2. See Switching Test Circuit for test conditions.
- 3. This parameter is tested in Standby Mode. When the device is not in Standby Mode, the tpd may be slightly faster.
- 4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 5. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) t_{S} .

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


SWITCHING WAVEFORMS






Combinatorial Output


Registered Output






Clock Width

Input to Output Disable/Enable





Asynchronous Reset

Synchronous Preset

Notes:


- 1. $V_T = 1.5 \text{ V}$ for Input Signals and $V_{CC/2}$ for Output Signals.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns 5 ns typical.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State


KS000010-PAL

SWITCHING TEST CIRCUIT



						Measured
Specification	S ₁	S ₂	CL	R ₁	R ₂	Output Value
tpD, tCO	Closed	Closed				V _{CC} / ₂
tea	$Z \rightarrow H$: Open $Z \rightarrow L$: Closed	$Z \rightarrow H$: Closed $Z \rightarrow L$: Open	30 pF	1.6K Ω	1.6K Ω	V _{CC} / ₂
ter	H → Z: Open L → Z: Closed	$H \rightarrow Z$: Closed $L \rightarrow Z$: Open	5 pF			$H \rightarrow Z$: V _{OH} $- 0.5 V$ L $\rightarrow Z$: V _{OL} $+ 0.5 V$

TYPICAL Icc CHARACTERISTICS FOR THE PALLV22V10Z-25 V_{CC} = 3.3 V, T_{A} = 25°C



Icc vs. Frequency

The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for I_{CC} . From this midpoint, a designer may scale the I_{CC} graphs up or down to estimate the I_{CC} requirements for a particular design.

ENDURANCE CHARACTERISTICS

The PALLV22V10Z is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.


Symbol	Parameter	Test Conditions	Min	Unit
tDR	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

ROBUSTNESS FEATURES


The PALLV22V10Z-25 has some unique features that make it extremely robust, especially when operating in high speed design environments. Input clamping circuitry limits negative overshoot, eliminating the

possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



Typical Output

17661D-16




POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways

 V_{CC} can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The V_{CC} rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max	Unit
tpr	Power-Up Reset Time	1000	ns
ts	Input or Feedback Setup Time	See Switching Characteristics	
tw∟	Clock Width LOW		



Power-Up Reset Waveform