

Description

PB6158B is a synchronous buck-boost charger controller which can support reverse discharging operation. It can support up to 36V battery voltage, so can be used to effectively manage the charging process for 1~6 cell Li-ion batteries no matter adapter voltage is higher, lower or equal to battery voltage. When a system needs to generate an output from the battery, PB6158B can also discharge the cells and delivers desired output up to 36V.

Through its I2C interface, user can set the charging / discharging mode easily, and program the charging current, charging voltage, reserve output voltage, current limits, switching frequency and other parameters flexibly. Besides that, PB6158B supports QC2.0/3.0 charging handshake. It also integrates 10-bit ADC, so user can read the VBUS / VBAT voltage and current in real time, simplifying the system design.

PB6158B supports internal current limit, over voltage protection, output short protection and over temperature protections to ensure safety under abnormal conditions.

The PB6158B is in a 32 pin 4x4 QFN package.

Features

- Buck-Boost Battery Charger for 1 to 6 Cell Batteries
- Charging Management including Trickle Charge, CC Charge, CV Charge and Charge


Termination

- Buck-Boost Reverse Discharging Mode
- Wide VBAT Range: 2.7 V to 36 V, 40V sustainable
- Wide VBUS Range: 2.7 V to 36 V, 40V sustainable
- I2C Programmable Charging Current and Voltage
- I2C Programmable Discharging Output Voltage
- I2C Programmable Input / Output Current Limit
- I2C Programmable Switching Frequency
- High Efficiency Buck-Boost Conversion
- DP/DM Handshake for QC 2.0/3.0 Charging
- 10-bit ADC Resources
- Charging Status Indication
- Event Detections, including Automatic Adapter Insert and Automatic Load Insert Detection
- Power Path Control
- Under Voltage Protection, Over Voltage Protection, Over Current Protection, Short Circuit Protection and Thermal Shutdown Protection
- QFN-32 Package

Applications


Power Bank with Quick Charge Function USB Power Delivery Type C Hub Industrial Power Supplies

Typical Application Circuit





Terminal Configuration and Functions



TERMINAL			
NUMBER	NAME	I/O	DESCRIPTION
1	SNS1P	I	Positive input of a current sense amplifier. Connect to one pad of the current sense resistor (typical 10 m Ω) on the power path to sense the current into or out from VBUS.
2	GPO	0	Open drain output for general purpose. It is controlled by GPO_CTRL bit. User can use this pin to drive external PMOS with a pull up resistor.
3	INDET1	4	Connect this pin to a USB-A port to detect the load insertion event. When an insertion event is detected, the IC sets INDET1 bit and outputs an INT interrupt pulse to inform MCU.
4	PGATE/DITHER	Ω	PMOS gate driver controlled by PGATE bit, used to control the external PMOS on the power path. This pin can be configured through I2C for switching frequency dithering function. Connect a ceramic capacitor (typical 100nF) from this pin to ground when for frequency dither function.
5	INDET2	I	Connect this pin to a USB-A port to detect the load insertion event. When an insertion event is detected, the IC sets INDET2 bit and outputs an INT interrupt pulse to inform MCU.
6	ACIN	I	Connect this pin to AC adapter input node or micro-USB port to detect an AC adapter insertion event. When an insertion event is detected, the IC sets AC_OK bit and outputs an INT interrupt pulse to inform MCU.
7	/CE	I	Chip enable control. Pull this pin to logic low to enable the IC; pull this pin to logic high to disable the IC. This pin is internally pulled low.
8	PSTOP	ı	Power stop control. Pull this pin to logic low to enable the power blocks; pull this pin to logic high to disabled the power blocks, and the IC enters into Standby mode. In Standby mode, only the AC adapter and load insert detection functions and the I2C circuits keep working. This pin is internally pulled low.
9	SCL	I	I2C interface clock. Connect SCL to the logic rail through a pull up resistor (typical 10 k Ω). The IC works as a slave, and the I2C address is 0x74H.
10	SDA	I/O	I2C interface data. Connect SDA to the logic rail through a pull up resistor (typical 10 k Ω).



11	INT	0	An open drain output for interrupt signal. The IC sends a logic low pulse at INT pin to inform the host if an interrupt event happens.
12	AGND	I/O	Analog ground. Connect PGND and AGND together at the thermal pad under IC.
13	DP	Ю	Positive data line for USB interface. Can be controlled by MCU to implement the QC2.0/3.0 handshaking with adapter to realize quick charging.
14	DM	Ю	Negative data line for USB interface. Can be controlled by MCU to implement the QC2.0/3.0 handshaking with adapter to realize quick charging.
15	FB	ı	Feedback node for VBUS voltage. Connect a resistor divider from VBUS to FB to set the VBUS discharging output voltage in external way. The FB reference can also be programmed through I2C.
16	COMP	I	Connect resistor and capacitor at this pin to compensate the control loop.
17	SNS2N	I	Negative input of a current sense amplifier. Connect to one pad of the current sense resistor (typical 10 m Ω) on the power path to sense the current into or out from battery.
18	SNS2P	I	Positive input of a current sense amplifier. Connect to the other pad of the current sense resistor (typical 10 m Ω) on the power path to sense the current into or out from battery.
19	VBAT	I	Power supply to the IC. Connect to the battery positive node. Place a 1 µF capacitor from this pin to PGND as close to the IC as possible.
20	BT2	ı	Connect a 100nF capacitor between BT2 pin and SW2 pin to bootstrap a bias voltage for high side MOSFET driver.
21	HD2	0	Gate driver output to control the external high side power MOSFET.
22	SW2	I/O	Switching node. Connect to the inductor.
23	LD2	0	Gate driver output to control the external low side power MOSFET.
24	VLDO	0	Output of an internal 3.3V linear regulator. Connect a 1 µF capacitor from VLDO pin to AGND.
25	VDRV	V	Power supply input for internal driver circuits.
26	PGND	I/O	Power ground. Connect PGND and AGND together at the PGND thermal pad under IC.
27	LD1	0	Gate driver output to the external low side MOSFET.
28	SW1	I/O	Switching Node. Connect to the inductor.
29	HD1	0	Gate driver output to the external high side MOSFET.
30	BT1	ı	Connect a 100nF capacitor between BT1 pin and SW1 pins to bootstrap a bias voltage for high side MOSFET driver.
31	VBUS		Power supply to the IC. Connect to the VBUS rail. Place a 1 µF capacitor from this pin to PGND as close to the IC as possible.
32	SNS1N	I	Negative input of a current sense amplifier. Connect to one pad of the current sense resistor (typical 10 m Ω) on the power path to sense the current into or out from VBUS.
33	Thermal Pad		PGND thermal pad. Connect PGND and AGND together at the thermal pad under IC.



Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	Unit
Voltage range at terminals ⁽²⁾	LD2, VLDO, VDRV, LD1, DP, DM HD1 to SW1, BT1 to SW1, BT2 to SW2, HD2 to SW2	-0.3	6.5	\
	PSTOP	-0.3	6	V
	SCL, SDA, INT, COMP	-0.3	5	V
	FB	-0.3	30	V
	VBUS, SNS1N, SNS1P, GPO, PGATE, INDET1, INDET2, ACIN, SNS2N, SNS2P, VBAT, SW2, SW1, /CE	-0.3	40	V
	BT1, HD1, BT2, HD2	-0.3	45	V
TJ	Operating junction temperature range	-40	150	°C
Tstg	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Handling Ratings

PARAMETER	DEFINITION		MIN	MAX	UNIT
ESD(1)	Human body model (HBM) ESD	All pins except DP and DM	-2	2	kV
	stress voltage(2)	DP, DM	-2	2	kV

⁽¹⁾ Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

Recommended Operating Conditions

		MIN	MAX	UNIT
V_{BUS}	VBUS voltage range	2.7	36	V
V_{BAT}	VBAT voltage range	2.7	36	V
C _{BUS} , C _{BAT}	VBUS Capacitance, VBAT capacitance	30		μF
L	Inductance	2.2	6.8	μΗ
R _{SNS1/2}	Current Sensing Resistor	5	10	mΩ

⁽²⁾ All voltage values are with respect to network ground terminal.



Recommended Operating Conditions

TJ= 25°C and VBUS = 5V, VBAT = 10.8V unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOI	_TAGE					
		Rising edge		2.5	2.7	V
$V_{UVLO_{VBUS}}$	VBUS under-voltage lockout	Hysteresis		170		mV
V	VBAT under-voltage lockout	Rising edge		2.4	2.6	V
V_{UVLO_VBAT}	threshold	Hysteresis		170		mV
		VBUS = 5V				
		PSTOP = L, non-switching		2.4	4	mA
I_{Q_VBAT}	Quiescent current into VBAT	VBUS = 5V				
		PSTOP = L, after charging		2.4	4	mΑ
		termination				
I _{Q_VBUS}	Quiescent current into VBUS	PSTOP = L, non-switching		40		μA
		VBUS open PSTOP = H, AD_START = 0		40		μΑ
I _{SB_VBAT}	Standby current into VBAT	VBUS open PSTOP = H, AD_START = 1		0.65	1.2	mA
I _{SB_VBUS}	Standby current into VBUS	PSTOP = H, AD_START =		40		μΑ
I _{SD_VBAT}	Shutdown current into VBAT	/CE = H, VBUS = open		35		μΑ
ISD_ARMI	Shatdown carent into VBAT	70E = 11, VB00 = 0pc11		00		μΛ
VDRV, DIRVE	ER AND POWER SWITCH					
		PSTOP = L, VBUS = 9V	5.75	6	6.25	V
V_{DRV}	VDRV regulation voltage	PSTOP = L, VBUS = 5V PSTOP = H	4.95	4.98	5	
					2	V
ı	VDRV current limit	PSTOP = L VBUS = 5V, VCC = 4V		45		mA
I _{VDRV_LIM}	VDRV current iimit	PSTOP = H			1	mA
R _{HS/LS_PU}	High/low side MOS driver			4		Ω
	pull up resistor High/low side MOS driver					
R _{HS/LS_PD}	pull down resistor			1	<u> </u>	Ω
•	R SUPPLY for MCU		1			
V_{LDO}	VLDO regulation voltage			3.3		V
				3.0 5.0		V
I _{LDO}	VLDO current limit	VBUS=5V, VLDO=3.3V		10	<u> </u>	mA
	VOLTAGE IN CHARGING MODI		1		1	
V _{BATS_int}	VBATS accuracy for internal setting, over VBATS target	VCELL_SET=000~111	-0.5		0.5	%
		Cell number = N VCELL_SET = 000~1111,	2.73*	2.94*	3.15*	V
$V_{\text{TRICKLE_int}}$	Trickle charge threshold voltage for internal setting	TRICKLE_SET = 0	N	N	N	
	Total ooting	Cell number = N VCELL_SET = 000~1111, TRICKLE_SET = 1	2.31* N	2.52* N	2.73* N	V



V _{EOC}	EOC voltage threshold, over VBAT target		97%	98%	99%	
V _{RECH}	Recharge threshold voltage, over VBAT target		94.8	95.8 %	96.8 %	
		4.5V target VINREG_SET = 0x2C, VINREG_RATIO = 0	4.3	4.5	4.7	V
V_{INREG}	VINREG reference voltage	15V target VINREG_SET = 0x95, VINREG_RATIO = 0	14.7	15	15.3	V
		4.48V target VINREG_SET = 0x6F, VINREG_RATIO = 1	4.4	4.5	4.6	V
		10V target VINREG_SET = 0xF9, VINREG_RATIO = 1	9.8	10	10.2	V
V _{BAT_OVP}	VBAT OVP threshold, over VBAT target	VBAT_SEL = 0/1	107 %	110 %	112 %	
V_{CLAMP}				125		mV
REFERENC	E VOLTAGE IN DISCHARGING M	IODE				
V_{FB}	FB reference voltage for external setting	FB_SEL = 1, VBUSREF_E_REF target from 0.5V to 2.048V	-2%		2%	
V_{BUS}	VBUS reference voltage	FB_SEL = 0 VBUS_RATIO = 1 (5x) VBUS = 3.6 ~10.24V	-2%		2%	
V BUS	accuracy for internal setting	FB_SEL = 0 VBUS_RATIO = 0 (12.5x) VBUS = 9 ~ 24V	-2%		2%	
V	VBUS OVP threshold, rising edge	VBUSREF_I_SET = 1V VBUSREF_E_SET = 1V	107. 3%	110 %	113 %	
V_{BUS_OVP}	Hysteresis	VBUSREF_I_SET = 1V VBUSREF_E_SET = 1V		3%		
CURRENT L	IMIT					
		Charging mode, 6A target IBUS_RATIO = 01 (6x) IBUS_LIM = 0x7F	-10%		10%	
		Charging mode, 3A target IBUS_RATIO = 10 (3x) IBUS_LIM = 0x7F	-10%		10%	
l _{BUS_LIM}	IBUS current limit accuracy	Discharging mode, 6A target IBUS_RATIO = 01 (6x) IBUS_LIM = 0x7F	-10%		10%	
		Discharging mode, 3A target IBUS_RATIO = 10 (3x) IBUS_LIM = 0x7F	-10%		10%	
I _{BAT_LIM}	IBAT current limit accuracy	Charging mode, 6A target IBAT_RATIO = 0 (6x) IBAT_LIM = 0xFF	-10%		10%	
57.1E.IIVI		Charging mode, 12A target IBAT_RATIO = 1 (12x) IBAT_LIM = 0xFF	-10%		10%	



Itarget IBAT_RATIO = 0 (6x) IBAT_LIM = 0xFF			Discharging mode, 6A	1			
IBAT_RATIO = 0 (6x) IBAT_LIM = 0 ver IBAT_RATIO = 1 (12x) IBAT_LIM = 0 ver IB							
Discharging mode, 12A target larget large				-15%		15%	
target larget							
IBAT_RATIO = 1 (12x) IBAT_LIM = 0xFF IBAT							
Trickle charge current, over BAT_RAID = 1 (12x) BAT_LIM = 0xFF IFRICKLE IFR				-15%		15%	
Trackle Trackle charge current, over BUS LIM / IBAT LIM setting EOC current threshold, over BUS_LIM / IBAT_LIM setting EOC_SET= 0 10%							
IFRECRICE BIUS_LIM / IBAT_LIM setting EOC_SET=0 10% EOC_SET=1 EOC_SET=1 10% EOC_SET=1 EOC_SET=1		Trickle charge current over	IBA I_LIWI = UXFF				
EOC SET = 0 10% EOC SET = 1 ETC SET S	I _{TRICKLE}				10%		
ERROR AMPLIFIER Gme_A Error amplifier gm 0.12 0.15 0.18 mS	1		EOC_SET= 0		10%		
Gmea Error amplifier gm County Error amplifier output Frestance (1) Coop_set = 0/1 Coop_set = 0/1 Frestance (2) Frestance (3) Frestance (4) Frestance (IEOC	IBUS_LIM / IBAT_LIM setting	EOC_SET= 1		4%		
Gmea Error amplifier gm County Error amplifier output Frestance (1) Coop_set = 0/1 Coop_set = 0/1 Frestance (2) Frestance (3) Frestance (4) Frestance (ERROR AMPI	IFIED				I	I
ROUT For amplifier output resistance (1) SINK_COMP COMP sink current LOOP_SET = 0/1 25 μA ISINK_COMP COMP source current LOOP_SET = 0 18 μA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 50 nA ISINK_FB FB pin input bias current FB_SEL = 1 140 155 170 kHz ISINK_FB FB pin input bias current FB_SEL = 1 140 155 170 kHz ISINK_FB FB pin input bias current FB_SEL = 1 140 155 170 kHz ISINK_FB FB pin input bias current FB_SEL = 1 140 155 170 kHz ISINK_FB FB pin input bias current FB_SEL = 1 140 155 170 kHz ISINK_FB FB pin input bias current FB_SEL = 1 140 155 170 kHz ISINK_FB FB pin input bias current FB_SEL = 1 140 155 170 kHz ISINK_FB FB pin input bias current FB_SEL = 1 140 155 170 kHz ISINK_FB INT pin sink current VINT = 0.4V 0.3 0.37 5 0.45 mA Isink_FB Interrupt pulse width (logic low) 1.1 ms ISINK_FB INTERPRETATION INTERPRETATION				0.12	0.15	0.18	mS
ROUT resistance (1)				0.12		0.10	
SINK_COMP COMP SINK current COMP_SET = 0	R _{OUT}						
SRC_COMP COMP source current LOOP_SET = 1 32 μA IBMS_FB FB pin input bias current FB_SEL = 1 50 nA SWITCHING FSW Switching frequency FREQ_SET = 00 (150kHz) 140 155 170 kHz FREQ_SET = 01 (300kHz) 270 305 330 kHz FREQ_SET = 11 (450kHz) 400 450 500 kHz FREQ_SET = 01 (300kHz) 270 305 330 kHz FREQ_SET = 10 (1300kHz) 270 305 300 30 FREQ_SET = 10 (1300kHz) 270	I _{SINK_COMP}	COMP sink current	LOOP_SET = 0/1		25		μA
FB pin input bias current FB SEL = 1 50 nA	1	COMP source ourrent	LOOP_SET = 0		18		μA
SWITCHING Switching frequency FREQ_SET = 00 (150kHz) 140 155 170 kHz FREQ_SET = 01 (300kHz) 270 305 330 kHz FREQ_SET = 11 (450kHz) 400 450 500 kHz 400 kHz FREQ_SET = 11 (450kHz) 400 450 500 kHz 400	ISRC_COMP				32		μA
Switching Switching frequency FREQ_SET = 00 (150kHz) 140 155 170 kHz FREQ_SET = 01 (300kHz) 270 305 330 kHz FREQ_SET = 11 (450kHz) 400 450 500 kHz 400 450 500 kHz 400 450 500 kHz 400 450 500 kHz 400 450 600 kHz 400 400 450 600 kHz 400 400 450 600 kHz 400	I _{BIAS_FB}	FB pin input bias current	_			50	nA
Fraction Fraction				1	U.		
FREQ_SET = 01 (300kHz) 270 305 330 kHz	SWITCHING	1	EDEO CET 00 (450HI-)	1440	1455	470	T 1-11-
POWER PATH MANAGEMENT RPU_PGATE PGATE pin pull up resistor PGATE pin pull down resistor EN_PGATE = 1 Clamp voltage from VBUS to PGATE pin PGATE pin PGATE pin PGATE pin PGATE pin EN_PGATE = 1 7.1 7.35 7.6 V	F_{SW}	Switching frequency			1		
POWER PATH MANAGEMENT RPU_PGATE PGATE pin pull up resistor EN_PGATE = 0 20 kΩ kΩ RPD_PGATE PGATE pin pull down resistor EN_PGATE = 1 6 kΩ VCLAMP Clamp voltage from VBUS to PGATE pin EN_PGATE = 1 7.1 7.35 7.6 V RRD_GPO GPO pin pull down resistor GPO_CTRL = 1 6 kΩ MΩ							
RPU_PGATE PGATE pin pull up resistor EN_PGATE = 0 20 kΩ RPD_PGATE PGATE pin pull down resistor EN_PGATE = 1 6 kΩ VCLAMP Clamp voltage from VBUS to PGATE = 1 7.1 7.35 7.6 V RRD_GPO GPO pin pull down resistor GPO_CTRL = 1 6 kΩ DETECTION VAC DET AC detection threshold 2.9 3.1 3.4 V Short circuit detection threshold 2.9 3.1 3.4 V IZE AND LOGIC CONTROL RPD PSTOP pin internal pull down resistor 0.75 1 1.25 MΩ VIL PSTOP, SCL, SDA input low voltage 0.4 V VIH PSTOP, SCL, SDA input high voltage 1.2 V Isink_INT INT pin sink current VINT = 0.4V 0.3 0.37 / 5 0.45 / mA tpulse Interrupt pulse width (logic low) 0.6 0.85 1.1 ms	DOWED DATU	MANIAOFMENT	11 (10011112)	1 100	100	1 000	1 1012
RPD_PGATE PGATE pin pull down resistor EN_PGATE = 1 6 kΩ VCLAMP Clamp voltage from VBUS to PGATE = 1 7.1 7.35 7.6 V RRD_GPO GPO pin pull down resistor GPO_CTRL = 1 6 kΩ DETECTION VAC_DET AC detection threshold 2.9 3.1 3.4 V VSHORT Short circuit detection threshold 0.95 1 1.05 V I2C AND LOGIC CONTROL PSTOP pin internal pull down resistor 0.75 1 1.25 MΩ VL PSTOP, SCL, SDA input low voltage 0.4 V VH PSTOP, SCL, SDA input high voltage 1.2 V Isink_Int INT pin sink current VINT = 0.4V 0.3 0.37 / 5 0.45 / mA tPulse Interrupt pulse width (logic low) 0.6 0.85 1.1 ms			EN PGATE - 0	1	20	1	I kO
VCLAMP Clamp voltage from VBUS to PGATE = 1 EN_PGATE = 1 7.1 7.35 7.6 V RRD_GPO GPO pin pull down resistor GPO_CTRL = 1 6 kΩ DETECTION VAC_DET AC detection threshold 2.9 3.1 3.4 V VSHORT Short circuit detection threshold 0.95 1 1.05 V I2C AND LOGIC CONTROL RPD PSTOP pin internal pull down resistor 0.75 1 1.25 MΩ VL PSTOP, SCL, SDA input low voltage VI PSTOP, SCL, SDA input high voltage 1.2 V Isink_Int INT pin sink current VINT = 0.4V 0.3 0.37 / 5 0.45 mA tpulse Interrupt pulse width (logic low) 0.6 0.85 1.1 ms		PGATE pin pull down resistor					
RRD_GPO GPO pin pull down resistor GPO_CTRL = 1 6 kΩ	-	Clamp voltage from VBUS to	_	7.1		7.6	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RRD_GPO		GPO_CTRL = 1		6		kΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DETECTION	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		AC detection threshold		2.9	3.1	3.4	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				0.95	1	1.05	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V SHORT	threshold		0.93	<u>'</u>	1.05	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I2C AND LOGI					ı	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{PD}	resistor		0.75	1	1.25	ΜΩ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{IL}					0.4	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{IH}			1.2			V
TPULSE IOW) 0.6 0.85 1.1 MS	I _{SINK_INT}	INT pin sink current	VINT = 0.4V	0.3		0.45	mA
	t _{PULSE}			0.6	0.85	1.1	ms
SUFISTARI	SOFTSTART						



t _{deglitch}	Deglitch time for charging	PSTOP = L, OTG_SET = 0 VBUS = 5V, from PSTOP low to IC starting charging		220		ms
t _{SS}	Internal soft-start time	VBUS from 0V to 5V in discharging mode VBUS_Ratio = 1 (5x)		12		ms
DP/DM						
R _{SHORT}	Short resistance between DP and DM	SHORT_CTRL = 1	18		22	Ω
		DP/DM_CTRL = 01, VDP/DM_SET = 00	0.5	0.6	0.7	V
V_{SRC}	Source voltage at DP/DM pin	DP/DM_CTRL = 01, VDP/DM_SET = 01	1.1	1.2	1.3	V
		DP/DM_CTRL = 01, VDP/DM_SET = 10	2.65	2.75	2.85	V
		DP/DM_CTRL = 01, VDP/DM_SET = 11	2.65	2.75	2.85	V
I _{SRC_DP/DM}	Source capability at DP/DM pin	DP/DM_CTRL = 01, VDP/DM_SET = 00/11	250			μΑ
I _{SINK DP/DM}	Sink current at DP/DM pin	DP/DM_CTRL = 10	80	105	130	μA
V	Comparison threshold at	0.325V threshold	0.25	0.32 5	0.4	V
$V_{\text{COMP_DP/DM}}$	DP/DM pin	0.84V threshold	0.8	0.84	0.88	V
		2.05V threshold	1.8	2.05	2.3	V
$R_{PD_DP/DM}$	DP/DM pull down resistor	DP/DM_CTRL = 11	14.2 5	20.2	24.5	kΩ
THERMAL SH	HUTDOWN					
T_SD	Thermal shutdown temperature (1)			165		°C
-5	Thermal shutdown hysteresis (1)			15		°C



Detailed Description

Charging Mode

Charging mode and discharging mode is selected by EN_OTG bit.

When EN_OTG bit is 0, the IC works in charging mode. The current flows from VBUS to VBAT to charge the battery cells.

When in charging mode, the IC charges the battery cells according to below typical charging profile. When battery voltage is lower than trickle charge threshold, the IC charges the cells with small charging current; when cell voltage is higher than the threshold, the IC enters into Constant Current charging phase, and charges the cells with constant current set by IBUS limit or IBAT limit. When the cell voltage reaches the termination voltage target, the IC enters into Constant Voltage charge phase, and charges the cells with gradually decreased current until the current is lower than termination current threshold. Once termination voltage and termination current conditions are satisfied, the IC enters into End of Charge phase. In this phase the IC can either terminate the charging or keep charging the cells.




Figure 1 Typical Charging Profile

Trickle Charge

The trickle charge voltage threshold can be set to 60% or 70% of 4.2V/cell by TRICKLE_SET bit. When in trickle charge phase, the charging current is reduced to a small value for the good of battery cells. If ICHAR_SEL bit is 0, the IBUS is reduced to 1/10 of the IBUS current limit set value; if ICHAR_SEL bit is 1, the IBAT is reduced to 1/10 of IBAT current limit set value.

If trickle charging phase is not needed, the user can set DIS TRICKLE bit to 1 to disable it.

CC Charge (Constant Current Charge)

When cell voltage is higher than the trickle threshold, the IC charges the battery cells with constant current set by IBUS limit or IBAT limit, which are set respectively through IBUS_LIM_SET and IBAT_LIM_SET registers. The current limit value can be changed dynamically, and is also related to the current sense resistor and ratio bits. Please see Register Map section for details.

In charging mode, the IC regulates the current which reaches its current limit value first. For example, if IBUS current limit is set to 3A, IBAT limit is set to 10A, and when IBUS reaches 3A, IBAT is only 6A, which is much lower than IBAT limit 10A, then the IC limits the IBUS at

3A.

CV Charge (Constant Voltage Charge)

The battery target voltage can be set internally, by CSEL bits and VCELL_SET bits. The CSEL bits set the battery cell numbers connected in series, and VCELL_SET bits set the battery voltage per cell. For example, if the battery cells are in xp2s connection (several cells are connected in parallel, and two cells in series) and the cell voltage is 4.3V, the user should set CSEL to 001 (2S), and set VCELL_SET bits to 011 (4.3V).

When the battery cell voltage reaches 98% of the cell target voltage, the IC enters into CV charge phase. In this phase, the VBAT voltage is regulated at target value, and the charging current reduces gradually.

EOC (End of Charge)

When both of below voltage condition and current condition for EOC detection are satisfied, the IC enters into EOC phase, and informs the MCU through EOC interrupt bit.

- 1. the cell voltage is higher than 98% of set value
- 2. the IBUS or IBAT current (decided by ICHAR_SEL bit) is lower than 1/10 or 1/25 (decided by EOC_SET bit) of its current limit value

In EOC phase, the IC can terminate the charging process or keep charging the battery cells, which can be set by DIS_TERM bit. If IC keeps charging, it regulates the battery cell voltage at set value.

Recharge

If the IC terminates the charging process after EOC is detected, the battery voltage may drop slowly due to leakage or operation current from battery cells. Once the VBAT voltage drops below 95% of the set voltage, the EOC bit is cleared, and the IC enters into CC charge phase and recharges the battery.

Self-adaptive Charging Current (VINREG)

The IC features dynamic power management. The allowed minimum VBUS operation voltage is VINREG threshold, which can be set by VINREG_SET register and VINREG_RATIO bit dynamically. During charging, if the IBUS charging current is higher than adapter's current capability, the adapter will be overloaded and the VBUS voltage is pulled low. Once the IC detects the VBUS voltage drops at VINREG threshold, it reduces the charging current automatically and regulates the VBUS voltage at VINREG threshold.

Battery Impedance Compensation

The IC provides the function of battery impedance compensation. User can set the impedance through IRCOMP bits, then the VBAT target voltage in CV phase



is compensated as

VBAT cmp = VBAT set + min(IBAT·IRCOMP, VCLAMP)

Where

VBAT_cmp is the compensated battery voltage target; VBAT_set is the originally set battery termination target; IBAT is the charging current at battery side; IRCOMP is the resistance compensation value set by IRCOMP bits; VCLAMP is the allowed maximum compensation value, fixed at 125mV.

User should carefully evaluate the real battery impedance. If the value set by IRCOMP bits is higher than the real value, it will cause over charge.

Discharging Mode

When EN_OTG bit is set to1, the IC enters into discharging mode. In discharging mode, the battery (VBAT) is discharged and the current flows from VBAT to VBUS.

If FB_SEL is set to 0, the VBUS output voltage is set internally, through VBUSREF_I_SET and VBUSREF_I_SET2 registers and the VBUS_RATIO bit. The VBUS can be changed dynamically, and the recommended VBUS voltage range is from 3V to 36V. When VBUS is lower than 10.24V, it is suggested to set the VBUS_RATIO to 5x, and so the minimum changing step is 10mV/step; when VBUS is higher than 10.24V, VBUS_RATIO should be set to 12.5x, and the minimum changing step is 25mV/step.

If FB_SEL is set to 1, the VBUS voltage target is set externally, that is, by the resistor divider connected at FB pin, and can be calculated as below.

VBUS = VBUSREF_E x
$$(1 + \frac{RUP}{RDOWM})$$

Even if VBUS is set externally, the user can still change the VBUS voltage dynamically by changing the reference voltage VBUSREF_E through VBUSREF_E_SET and VBUSREF_E_SET2 registers. The default VBUSREF_E is 1V, and recommended VBUSREF_E voltage range is from 0.7V to 2.048V.

Please see Register Map section for details.

The IBUS current limit and IBAT current limit are still functional in discharging mode and can be changed dynamically.

Soft Start

The IC integrates soft-start control to generate VBUS voltage in discharging mode. When VBUS is lower than VSHORT (typ. 1V), both IBUS and IBAT current limits are fold back to 1/10 of the setting value. Meanwhile, the IC ramps up the internal reference voltage gradually (~10ms) to avoid inrush current.

If there is a load at VBUS at the beginning of the startup, the IC may fail to boost the VBUS voltage beyond VSHORT due to the 1/10 current limits for both IBUS and IBAT. If startup with loading is required, user shall set the DIS_ShortFoldBack bit to 1 to disable the current limit fold back function. After startup, the user can set DIS_ShortFoldBack bit back to 0, so to enable this

function for short circuit protection. See VBUS Short Protection section for details.

Slew Rate Setting

When the VBUS voltage is changed dynamically through reference voltage (VBUSREF_I_SET and VBUSREF_I_SET2 registers or VBUSREF_E_SET and VBUSREF_E_SET2 registers), the reference voltage change rate can be controlled through SLEW_SET bits. For example, the VBUS is set in internal way with 5x ratio, and the VBUSREF_I = 1V at first (VBUS = 5V), then the user sets the VBUSREF_I voltage to 1.6V to get 8V output. If the slew rate is 2mV/ µs, the VBUS voltage will increase to 8V in 600mV / 2mV/µs = 300µs.

PFM Operation

The IC supports PFM operation in discharging mode by setting EN_PFM bit to 1. In PWM mode, the IC always works with constant switching frequency for the whole load range. This helps achieve the best output voltage performance, but the efficiency is low at light load condition because of the high switching loss.

In PFM mode, the IC still works with constant switching frequency under heavy load condition, but under light load condition, the IC automatically changes to pulse frequency modulation operation to reduce the switching loss. The efficiency can be improved under light load condition while output voltage ripple will be a little larger compared with PWM operation. Below figure shows the output voltage behavior of PFM mode.




Figure 2 PFM mode illustration

ADC for Voltage and Current Monitor

The IC integrates a 10-bit ADC, so the IC can monitor the VBUS/VBAT voltages and IBUS/IBAT current no matter in charging mode or discharging mode. The ADC function is enabled after AD_START bit is set to 1. When ADC is enabled in standby mode, the IC will be 0.5mA~1mA operation current. Please see Register Map section for details.

Power Path Management

The IC offers power path management function at PGATE and GPO pins. The PGATE pin can be used to drive PMOS connected at VBUS. The PGATE pin is connected to a 6 k Ω pull down resistor internally when EN_PGATE is set to 1, and the maximum voltage between VBUS and PGATE is clamped at 7.35V; when EN_PGATE is set to 0, PGATE pin is connected to VBUS rail through a 20 k Ω pull up resistor internally.



The GPO pin is an open drain output, so external pull up resistor is needed. When GPO_CTRL bit is set to 0, GPO outputs high impedance; when GPO_CTRL is set to1, GPO is pulled down internally and the pull down resistance is 6 k Ω .

User can use PGATE pin and GPO pin to control the isolation MOSFETs between adapter input and USB output as shown in Typical Application Circuit. However, the MCU or system controller controls the bits through I2C interface, which takes time for communication, so the PMOS may not be turned on/off very quickly. In the application where the isolation PMOS needs to be controlled very fast, it is suggested to use the I/O pins of MCU to control the PMOS on/off directly.

Phone Insert Detection

If connecting INDETx pin to USB-A port as shown in Typical Application Circuit, the IC can detect the phone detection. Once the IC detects a phone is inserted, it sets the INDETx interrupt bit to inform MCU. The INDETx bit is cleared after it is read by MCU.

Adapter Attachment / Detachment Detection

If connecting ACIN pin to Micro-USB port as shown in Typical Application Circuit, the IC can detect the attachment / detachment of the adapter.

Once the ACIN pin voltage is higher than 3V, which means the adapter is inserted, the IC sets the AC_OK interrupt bit to inform MCU about the attachment. If the ACIN pin voltage is lower than 3V, which means the adapter is removed, the IC clears AC_OK bit to inform the MCU about the detachment.

Switching

The IC switches in fixed frequency which can be adjusted through FREQ_SET bits. The switching dead time can also be set through DT_SET pins. Please see Register Map section for details.

VDRV Regulator Driver Supply

The IC integrates a regulator and generates a 6V voltage at VDRV pin with typically 45 mA driving capability. The regulator is powered by the higher voltage of VBUS or VBAT.

When in Standby mode (PSTOP is pulled high), the VDRV regulator is shutdown, so VDRV voltage is reduced and has very limited current capability. It is not suggested to use VDRV in Standby mode.

VLDO REGULATOR

The IC integrates a regulator of 3.3V for MCU power supply at VLDO pin. The regulator is powered by the higher voltage of VBUS or VBAT. The LDO can also work in standby mode.

Standby Mode

When /CE signal is low and PSTOP signal is high, the IC enters into Standby mode. In this mode, the IC stops switching to save the quiescent current. The other functions are still valid, and the MCU can still control the IC through I2C. However, if ADC function is enabled in Standby mode, the quiescent current will be increased to 0.5mA~1mA.

Shutdown Mode

When /CE signal is high, the IC enters into Shutdown mode. In this mode, the IC stops working and disables

the I2C interface to save the power. When /CE signal is pulled low, the IC goes into Standby mode or Active mode. /CE signal is pulled down by internal resistor.

Protection

VBUS Over Voltage Protection

User can enabled / disable VBUS over voltage protection in discharging mode by DIS_OVP bit. When OVP is enabled, the IC stops switching when VBUS is higher than the target voltage by 10%.

VBAT Over Voltage Protection

The IC implements VBAT over voltage protection in both charging mode and discharging mode. Once the VBAT voltage is higher than target voltage by 10%, the IC stops switching.

VBUS Short Protection

In discharging mode, if the VBUS voltage is detected lower than VSHORT (typ. 1V), the IC set the VBUS_SHORT interrupt bit to inform the MCU. In the same time, it reduces both of IBUS and IBAT current limits to 1/10 of the set values to protect the IC. If DIS_ShortFoldBack bit is set to 1, the current limits will not be reduced.

Over Temperature Protection

When the IC detects the junction temperature is higher than 165°C, the IC stops switching to protect the chip, and sets the OTP interrupt bit to inform the MCU. It resumes switching once the temperature drops below 15°C.

DP/DM Handshake

The IC integrates DP/DM physical interface. When controlled by MCU, it can realize dedicated charging port controller function or quick charge function for USB-A port in discharging mode. Besides working as output port interface, if the DP and DM pins are connected to charging port (Micro-B port or Type-C port with DP/DM), it can realize quick charge function and induces high VBUS




voltage from QC adapter in charging mode.


The MCU can control the DP/DM pin in different ways:

- 1. float the pin,
- 2. set the pin to source/output 0.6V/1.2V/2.75V voltage with certain output impedance,
- 3. sink current at the pin,
- 4. pulled down the pin,
- 5. short the DP and DM pins together. The IC can also monitor the DP/DM pin's voltage level and update the status to MCU through I2C. Please see Register Map section for details.

Below show the typical configurations for dedicated charging port function.



A. Divider mode for Apple device



B. 1.2V mode for Samsung device

Figure 3 Deticated charging port interface

To support the divider mode for Apple device as above, the MCU can set the DP/DM bits as below:

- DP_CTRL = 01 (source voltage at DP)
- DM_CTRL = 01 (source voltage at DM)
- VDP_SET = 10 (output 2.75V with 30k impedance)
- VDM_SET = 10 (output 2.75V with 30k impedance)
- SHORT_CTRL = 0 (disconnect DP and DM)

To support the divider mode for Samsung device, the MCU can set the DP/DM bits as below:

- DP_CTRL = 00 (float)
- DM_CTRL = 01 (source voltage at DM)
- VDP_SET = xx
- VDM_SET = 01 (output 1.2V with 100k impedance)
- SHORT_CTRL = 1 (short DP/DM together)

User can control the DP/DM following the quick charge protocol to realize the quick charge for charging or discharging.

I2C and Interrupt

The IC features I2C interface, so the MCU or controller can control the IC flexibly. The I2C address of the chip is 0x74H, and it can support communication up to full speed 400kb/s.

When any bit in Status register is set to 1, the IC sends an interrupt pulse as below at INT pin to inform MCU.




Figure 4 Interrupt pulse at INT pin

The INDET bit is read and clear type. Except INDET, all other bits in Status register represent the real time status. User can mask the interrupt output of any bit by setting its corresponding bit in Mask register. When the mask bit is set, the corresponding status bit is still set, but the IC doesn't send the interrupt at INT pin.



Application Information

Capacitor Selection

The switching frequency of the IC is in the range of $150 \text{kHz} \sim 450 \text{kHz}$. Since MLCC ceramic capacitor has good high frequency filtering with low ESR, above $60 \mu\text{F}$ X5R or X7R capacitors with higher voltage rating then operating voltage with margin is recommended. For example, if the highest operating Vin/Vout voltage is 12V, select at least 16V capacitor and to secure enough margin, 25V voltage rating capacitor is recommended.

The high capacitance polymer capacitor or tantalum capacitor can be used for input and output but capacitor voltage rating must be higher than the highest operating voltage with enough margin. The high frequency characteristics of these capacitors are not as good as ceramic capacitor, so at least 10µF ceramic capacitor should be placed in parallel to reduce high frequency ripple.

Inductor Selection

2.2 μH to 4.7 μH inductor is recommended for loop stability. The peak inductor current in discharging mode can be calculated as

$$IL_peak = IBAT + \frac{VBAT \cdot (VBUS - VBAT \cdot \eta)}{2 \cdot fsw \cdot L \cdot VBUS} (VBUS \ge VBAT)$$

$$IL_peak = IBUS + \frac{v_{BUS \cdot (VBAT - VBUS)}}{2 \cdot f_{SW \cdot L \cdot VBAT \cdot \eta}} (VBUS < VBAT)$$

where IBAT is the battery current at VBAT side, and can be calculated as

$$IBAT = \frac{VBUS \cdot IBUS}{n \cdot VBAT}$$

 η is the power conversion efficiency. User can use 90% for calculation.

fsw is the switching frequency L is the inductor value

The peak inductor current in charging mode can be calculated as

$$IL_peak = IBAT + \frac{VBAT \cdot (VBUS - VBAT)}{2 \cdot fsw \cdot L \cdot VBUS \cdot \eta} (VBUS > VBAT)$$

$$IL_peak = IBUS + \frac{VBUS \cdot (VBAT - VBUS \cdot \eta)}{2 \cdot fsw \cdot L \cdot VBAT} (VBUS \le VBAT)$$

where IBAT is the battery charging current at VBAT side, and can be calculated as

$$IBAT = \frac{v_{BUS \cdot IBUS \cdot \eta}}{v_{BAT}}$$

 η is the power conversion efficiency. User can use 90% for calculation.

fsw is the switching frequency L is the inductor value

When selecting inductor, the inductor saturation current must be higher than the peak inductor current with enough margin (20% margin is recommended). The rating current of the inductor must be higher than the battery current.

The inductor DC resistance value (DCR) affects the conduction loss of switching regulator, so low DCR inductor is recommended especially for high power application. The conductor loss of inductor can be calculated roughly as

$$PL_DC = IL^2 \cdot DCR$$

IL is the average value of inductor current, and it equals to IBAT or IBUS.

Besides DC power loss, there are also inductor AC winding loss and inductor core loss, which are related to inductor peak current. Normally, higher peak current causes higher AC loss and core loss. The user can consult with the inductor vendor to select the inductors which have small ESR at high frequency and small core loss.

Current Sense Resistor

The RSNS1 and RSNS2 are current sense resistors. 10 m Ω should be used for RSNS1 to sense IBUS current, 5 m Ω or 10 m Ω used for RSNS2 to sense IBAT current (10 m Ω supports higher battery current limit accuracy, and 5 m Ω supports higher efficiency). Resistor of 1% or higher accuracy and low temperature coefficient is recommended.

Note: If the user wants to use other resistor values, please contact factory for support.

The resistor power rating and temperature coefficient should be considered. The power dissipation is roughly calculated as P=I₂R, and I is the highest current flowing through the resistor. The resistor power rating should be higher than the calculated value.

Normally the resistor value is varied if the temperature increased and the variation is decided by temperature coefficient. If high accuracy of current limit is required, select lower temperature coefficient resistor as much as possible.

MOSFET Selection

The IC is just buck-boost controller. User should add four external power MOSFETs at VBAT side and VBUS.

The V_{DS} of MOSFET should be higher than the highest operating voltage with enough margin (recommend more than 10V higher). For example, if the highest operating voltage is 20V, at least 30V rated V_{DS} MOSFET should be selected; If the highest operating voltage is 24V, 40V V_{DS} voltage rating should be selected.

The V_{GS} voltage rating of MOSFET should be selected higher than 8V. Considering PCB parasitic parameters during operation, MOSFET V_{GS} voltage might be higher than V_{DRV} voltage due to transient overshoot, so 10V V_{GS} is recommended to secure sufficient margin.

The MOSFET current lo should be higher than the highest battery current with enough margin.

To ensure the sufficient current capability in relatively high temperature circumstance, the current rate at $T_A=70^{\circ}C$ or $T_C=100^{\circ}C$ should be considered. In addition, the power dissipation value P_D should also be considered and higher P_D is better in applications. Make sure that



MOSFET power consumption must not exceed PD value. The MOSFET RDS(ON) and input capacitor CISS impact power efficiency directly. Typically, lower RDS(ON) MOSFET has higher CISS. The RDS(ON) is related to conduction loss. Higher RDSON results in higher conduction loss, thus lower efficiency and higher thermal dissipation; the CISS is related to MOSFET switch on/off time, and longer on/off time results in higher switching loss and lower efficiency. The proper MOSEFT should be selected based on tradeoff between the RDS(ON) and CISS. If high CISS MOSFET is selected, the switching on and off time become longer, then the dead time should be adjusted to avoid simultaneous turn on for both high side and low side MOSFETs.

Driver Resistor and SW Snubber Circuit

To adjust MOSFET switching time and switching overshoot for EMI debugging, it is recommended to add series resistor (0603 size) for gate driving signal (HD1 to MOS gate, LD1 to MOS gate, LD2 to MOS gate, and HD2 to MOS gate), and RC snubber (0603 size) circuit at SWx, as shown below.

The driver resistor should be placed near IC. At first, use 0Ω resistors; if switching overshoot is big, increase the resistor value to slow down the switching speed. It is suggested to keep the resistor value < 10 Ω . While the switching speed gets slower, the default dead time may not be enough to avoid overshoot of the power MOSFETs. So if higher than 10Ω is needed, user should increase the dead time if necessary.

The RC snubber circuit at SWx node is also helpful in absorbing the high frequency spike at SWx node, so to improve EMC performance. User can leave RC components as NC at the beginning, and adjust the value to improve the EMC performance if necessary. Normally user can try 2.2 Ω and 1nF for the snubber. If EMC should be improved further, reduce the resistor value (like 1 Ω or even lower) and increase the capacitor value (like 2.2nF or even higher).




Figure 5 Driver resistor and snubber circuit

Layout Guide

The 1uF capacitors connected at VBUS/VBAT/VLDO/VDRV pins should be placed near the IC, and their ground connection to the ground pins should be as short as possible.

a. component(s) on schematic:




Figure 6 Schematic

b. **Layout example**: put the four capacitors near IC on the top layer. Connect the capacitors to each pin on the same layer, and connect the capacitors to ground pour through vias.




Figure 7 Top layer (flip view)

2. Put IBUS current sense resistor, MOSFETs and bulk capacitor at VBUS side as close as possible. And the low side MOSFET and bulk capacitors should be very close to PGND pins. Between current sense resistor and high side MOS, add a 100nF 0402 capacitor to PGND. It is helpful to suppress high frequency noise. Put it very close to MOS and PGND pins.

a. component(s) on schematic






Figure 8 Schematic

b. **Layout example**: put all these components on the top layer as a group, and the VBUS and PGND power paths should be as wide as possible. The low side MOS, 100nF capacitor and the bulk capacitors connected to PGND pins through ground pour on both top layer and bottom layer.




Figure 9 Top layer (flip view)

- 3. Put IBAT current sense resistor, MOSFETs and bulk capacitor at VBAT side as close as possible. And the low side MOSFET and bulk capacitors should be very close to PGND pins. Between current sense resistor and high side MOS, add a 100nF 0402 capacitor to PGND. It is helpful to suppress high frequency noise. Put it very close to MOS and PGND pins.
- a. component(s) on schematic




Figure 10 Schematic

b. **Layout example**: put all these components on the top layer as a group, and the VBAT and PGND power paths should be as wide as possible. The low side MOS, 100nF capacitor and the bulk capacitors connected to PGND pins through ground pour on both top layer and bottom layer.




Figure 11 Top layer view

4. The driver signals (LD1 / HD1 / SW1 / LD2 / HD2 / SW2) as shown below should be routed with wide traces (≥ 15 mil). The driver resistors should be placed near IC. The HDx and SWx should be routed in parallel, close to each other; the LDx should be routed in parallel with PGND traces (≥ 15 mil) or close to PGND pour. There should be wide space filled with PGND between LDx and HDx and also wide space from LDx to SWx to avoid interference.




Figure 12 Schematic

5. The current sense traces should be connected to the current sense resistor's pads in Kelvin sense way as



below, and routed in parallel (differential routing), and add filter for each current sense near the IC.




Figure 13 Current sense

near IC, and connect to AGND (analog ground) pin. Then connect the AGND pin and PGNDs at the PGND pad under IC. Place vias at PGND pad for better thermal dissipation.




Figure 16 Schematic

a. component(s) on schematic




Figure 14 Schematic

b. Layout example: The current sense resistor R3 and R4 should be placed near the power MOSFETs, so it might be far from the IC. The sense filter should be placed near the IC. The traces can be routed on other layer (3_{rd} layer in this example), but should route the traces in parallel (differential way), far away from switching signals and isolated them with PGND pour.




Figure 15 Top layer view

6. The components for analog signals (e.g. FB resistor divider, COMP pin components, etc) should be placed

b. Layout example: analog components are placed near the IC, and the AGND are connected with PGND at PGND pad.




Figure 17 Top layer view



Register Map

Addr	Register	Туре	Default value @POR	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00H	VBAT_SET	R/W	0000 0001	IRC	OMP		CSEL		V	CELL_SET	ET	
01H	VBUSREF_I_SET	R/W	0011 0001				VBUSF	REF_I_SET				
02H	VBUSREF_I_SET2	R/W	11xx xxxx	VBUSREF	I_SET _2	Reserved	Reserved	Reserved	Reserved	FD_	SET	
03H	VBUSREF_E_SET	R/W	0111 1100				VBUSR	EF_E_SET				
04H	VBUSREF_E_SET2	R/W	11xx xxxx	VBUSREF	_E_SET _2	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
05H	IBUS_LIM_SET	R/W	1111 1111				IBUS_	LIM setting				
06H	IBAT_LIM_SET	R/W	1111 1111				IBAT_I	LIM setting				
07H	VINREG_SET	R/W	0010 1100				VINREG V	oltage setting				
08H	RATIO	R/W	0011 1000	Res	erved	Reserved	IBAT_RATIO	IBU	S_RATIO	VBAT_MON_ RATIO	VBUS_RATIO	
09H	CTRL0_SET	R/W	0000 0100	EN_OTG	Reserved	Reserved	VINREG_RATIO	FR	EQ_SET	DT_	SET	
0AH	CTRL1_SET	R/W	0000 0001	ICHAR_SEL	DIS_TRICKLE	DIS_TERM	FB_SEL	TRICKLE_SET	DIS_OVP	Reserved	Reserved	
0BH	CTRL2_SET	R/W	0000 0001	Res	erved	SoftSt	art_SET	Reserved	EN_DITHER	SLEV	V_SET	
0CH	CTRL3_SET	R/W	0000 0010	EN_PGATE	GPO_CTRL	AD_START	ILIM_BW_SEL	LOOP_SET	DIS_ShortFoldBack	EOC_SET	EN_PFM	
0DH	VBUS_FB_VALUE	R	0000 0000				VBUS	_FB_value				
0EH	VBUS_FB_VALUE2	R	0000 0000	VBUS_F	B_value2			Rese	erved			
0FH	VBAT_FB_VALUE	R	0000 0000				VBAT_	_FB_value				
10H	VBAT_FB_VALUE2	R	0000 0000	VBAT_F	B_value2			Rese	erved			
11H	IBUS_VALUE	R	0000 0000				IBU	S_value				
12H	IBUS_VALUE2	R	0000 0000	IBUS_	value2			Rese	erved			
13H	IBAT_VALUE	R	0000 0000				IBA ⁻	T_value				
14H	IBAT_VALUE2	R	0000 0000	IBAT_	value2			Rese	erved			
15H	Reserved	R	0000 0000				Re	served				
16H	Reserved	R	0000 0000				Re	served				
17H	STATUS	R	0000 0000	DM_L	AC_OK	INDET2	INDET1	VBUS_SHORT	OTP	EOC	Reserved	
18H	Reserved	R	0000 0000	Reserved								
19H	MASK	R/W	1000 0000	DM_L_Mask	AC_OK_Mask	INDET2_Mask	INDET1_Mask	VBUS_SHORT_ Mask	OTP_Mask	EOC_Mask	Reserved	
1AH	DP/DM_CTRL	R/W	0000 0000	DP_CTRL		VDF	P_SET	DI	M_CTRL	VDM	_SET	
1BH	DP/DM_READ	R/W	xxx0 0000		Reserved		SHORT_CTRL	V	DP_RD	VDM	1_RD	



Table 1 0x00 VBAT_SET Register

Bit	Mode	Bit Name	Default value @POR	Description Description	Notes
7-6	R/W	IRCOMP	00	Battery IR compensation setting:	
				00: 0 mΩ(default)	
				01: 20 mΩ	
				10: 40 mΩ	
				11: 80 mΩ	
5-3	R/W	CSEL	000	Battery cell selection, only valid for internal VBAT voltage setting	
				000: 1S battery (default)	
				001: 2S battery	
				010:3S battery	
				011:4S battery	
				100:5S battery	
				101:6S battery	
2-0	R/W	VCELL_SET	001	Battery voltage setting per cell, only valid for internal VBAT voltage setting	
				000: 4.1V	
				001: 4.2V (default)	
				10: 4.25V	
				11: 4.3V	
				100: 4.35V	
				101: 4.4V	
				110: 4.45V	
				111: 4.5V	

Table 2 0x01 VBUSREF_I_SET Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7-0	R/W	VBUSREF_I_ SET	0011 0001	Reference voltage programming for internal VBUS voltage setting.	
				When FB_SEL = 0 (internal VBUS setting), set the highest 8-bit of the reference voltage for VBUS (total 10-bit programming).	
				The internal reference voltage is calculated as	
				VBUSREF_I = (4 x VBUSREF_I_SET + VBUSREF_I_SET2 + 1) x 2 mV	
				The VBUS output voltage is calculated as	
				VBUS = VBUSREF_I x VBUS_RATIO	
				VBUSREF_I_SET range: 0 ~ 255	
				0000 0000: 0	
				0000 0001: 1	
				0000 0010: 2	
				0011 0001: 49 (default) 1111 1111: 255	
				The default reference voltage is $(4 \times 49 + 3 + 1) \times 2 \text{ mV} = 400 \text{ mV}$; the default VBUS output voltage with FB_SEL = 0 is 400mV x 12.5 = 5V the default VBUS output voltage with FB_SEL = 0 is 400mV x 12.5 = 5V	



Table 3 0x02 VBUSREF_I_SET_2 Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7-6	R/W	VBUSREF_I_ SET2	11	Reference voltage programming for internal VBUS voltage setting.	
				When FB_SEL = 0 (internal VBUS setting), set the lowest 2-bit of the reference voltage for VBUS (total 10-bit programming).	
				The internal reference voltage is calculated as	
				VBUSREF_I = (4 x VBUSREF_I_SET + VBUSREF_I_SET2 + 1) x 2 mV	
				The VBUS output voltage is calculated as	
				VBUS = VBUSREF_I x VBUS_RATIO	
				VBUSREF_I_SET2 range: 0 ~ 3	
				00: 0	
				01: 1	
				10: 2	
				11: 3 (default)	
5-2		Reserved	xx xxxx		
	R/W			Fast discharge function: there is pull down current from VBUS when setting to fast discharge enable to let VBUS falling down fast at turn off or other needed situation in discharge mode.	
1-0		FD_SET	00	00: no FD current (default) 01: 1 time FD current 10: 2 times FD current 11: 3 times FD current	

Table 4 0x03 VBUSREF_E_SET Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7-0	R/W	VBUSREF_E_ SET	0111 1100	Reference voltage programming for external VBUS voltage setting.	
				When FB_SEL = 1 (external VBUS setting), set the highest 8-bit of the reference voltage for VBUS (total 10-bit programming).	
				The external reference voltage is calculated as	
				VBUSREF_E = (4 x VBUSREF_E_SET+VBUSREF_E_SET2+1) x 2mV	
				The VBUS output voltage is calculated as	
				$VBUS = VBUSREF_E \times (1 + \frac{RUP}{RDOWM})$	
				VBUSREF_E_SET range: 0 ~ 255	
				0000 0000: 0	
				0000 0001: 1	
				0000 0010: 2	
				0111 1100: 124 (default)	
				1111 1111: 255	
				The default reference voltage is (4 x 124 +3 +1) x 2 mV = 1 V	



Table 5 0x04 VBUSREF_E_SET_2 Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7-6	R/W	VBUSREF_E_ SET2	11	Reference voltage programming for external VBUS voltage setting.	
				When FB_SEL = 1 (external VBUS setting), set the lowest 2-bit of the reference voltage for VBUS (total 10-bit programming).	
				The external reference voltage is calculated as	
				VBUSREF_E = (4 x VBUSREF_E_SET+VBUSREF_E_SET2+1) x 2mV	
				The VBUS output voltage is calculated as	
				$VBUS = VBUSREF_E \times (1 + \frac{RUP}{RDOWM})$	
				VBUSREF_E_SET2 range: 0 ~ 3	
				00: 0	
				01: 1	
				10: 2	
				11: 3 (default)	
5-0		Reserved	xx xxxx		

Table 6 0x05 IBUS_LIM_SET Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7-0	R/W	IBUS_LIM_S E T	1111 1111	Set IBUS current limit, which is valid for both charging and discharging modes.	
				IBUS_LIM (A) = $(\frac{\text{IBUS_LIM_SET} + 1)}{256} \times \text{IBUS_RATIO} \times \frac{10 \text{ m}\Omega}{RS1}$	
				RS1 is the current sense resistor at VBUS side.	
				IBUS_LIM_SET range: 0 ~ 255	
				0000 0000: 0	
				0000 0001: 1	
				0000 0010: 2	
				1111 1111: 255 (default)	
				E.g., if RS1 = 10 m Ω , the default IBUS current limit is	
				$(255+1)/256 \times 3 \times 10 \text{ m}\Omega / 10 \text{ m}\Omega = 3 \text{ A}$	

Table 7 0x06 IBAT_LIM_SET Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7-0	R/W	IBAT_LIM_SE T	1111 1111	Set IBAT current limit, which is valid for both charging and discharging modes.	
				IBAT_LIM (A) = $\frac{\text{IBAT_LIM_SET+1}}{256} \times \text{IBAT_RATIO} \times \frac{10 \text{ m}\Omega}{\text{RS2}}$	
				RS2 is the current sense resistor at VBAT side.	
				IBAT_LIM_SET range: 0 ~ 255	
				0000 0000: 0	



		0000 0001: 1	
		0000 0010: 2	
		1111 1111: 255 (default)	
		E.g., if RS2 = 10 m Ω , the default IBAT current limit is	
		$(255+1)/256 \times 12 \times 10 \text{ m}\Omega / 10 \text{ m}\Omega = 12 \text{ A}$	

Table 8 0x07 VINREG_SET Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7-0	R/W	VINREG_SET	0010 1100	Set VINREG reference voltage for charging mode.	
				VINREG = (VINREG_SET+1) × VINREG_RATIO (mV)	
				VINREG_SET range: 0 ~ 255	
				0000 0000: 0	
				0000 0001: 1	
				0010 1100: 44 (default)	
				1111 1111: 255	
				If VINREG_RATIO = 1 (40x), the default VINREG voltage is 1.8V, and the maximum VINREG voltage which can be set is 10.24V;	
				If VINREG_RATIO = 0 (100x), the default VINREG voltage is 4.5V, and the maximum VINREG voltage which can be set is	

Table 9 0x08 RATIO Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7-6	R/W	Reserved	00	Internal use. Don't overwrite this bit.	
5	R/W	Reserved	1	Internal use. Don't overwrite this bit.	
4	R/W	IBAT_RATIO	1	IBAT_LIM setting ratio	
				0: 6x	
				1: 12x (default)	
				IBUS_LIM setting ratio 00: not allowed 01: 6x	
3-2	R/W	IBUS_RATIO	10	10: 3x (default)	
				11: not allowed	
				Ratio setting for VBAT voltage monitor 0: 12.5x (default)	
		VBAT_MON_ RATIO	MON	1: 5x	
				The battery voltage is monitored through ADC and can be calculated as below:	
1	R/W		0	VBAT = (4 x VBAT_FB_VALUE + VBAT_FB_VALUE2 + 1) x VBAT_MON_RATIO x 2 mV	
				VBAT_FB_VALUE and VBAT_FB_VALUE2 are ADC register values. For 1S and 2S battery applications (VBAT < 9V), set this bit to 1.	
0	R/W	VBUS_RATIO	0	Set the ratio for VBUS voltage setting and VBUS voltage monitor. 0: 12.5x (default)	
				1: 5x	



Table 10 0x09 CTRL0 SET Register

Bit	Mode	Bit Name	Default value @POR	Description	Notes
7	R/W	EN_OTG	0	Enable OTG operation	
				0: set the charger to work in charging mode	
				(default) 1: set the charger to work in	
				discharging mode	
6	R/W	Reserved	0	Internal use. Don't overwrite this bit.	
5	R/W	Reserved	0	Internal use. Don't overwrite this bit.	
4	R/W	VINREG_RA	0	VINREG setting ratio	
		T IO		0: 100x (default)	
				1: 40x	
				Choose 40x ratio when VINREG target value < 10V.	
3-2	R/W	FREQ_SET	01	Switching frequency	
				setting 00: 150kHz	
				01: 300kHz (default)	
				10: Reserved	
			4	11: 450kHz	
1-0	R/W	DT_SET	00	Switching dead time	
				setting 00: 20ns	
				(default)	
				01: 40ns	
				10: 60ns	
				11: 80ns	

Table 11 0x0A CTRL1_SET Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7	R/W	ICHAR_SEL	0	Charging current selection	
				0: IBUS as charging current, the trickle charging current and termination current will be based on IBUS (default)	
				IBAT as charging current, the trickle charging current and termination current will be based on IBAT	
6	R/W	DIS_TRICKLE	0	Trickle charge control	
				0: enable trickle charge phase	
				(default) 1: disable trickle charge	
				phase	
5	R/W	DIS_TERM	0	Charging termination control	
				0: enable auto-termination	
				(default) 1: disable auto-	
				termination	



4	R/W	FB_SEL	0	VBUS voltage setting control, only for discharging mode 0: internal VBUS setting, VBUS output voltage is set by VBUS_RATIO bit and VBUSREF_I_SET bits (default)
				external VBUS setting, VBUS output voltage is set by resistor divider at FB pin
3	R/W	Trickle _SET	0	Trickle charge phase threshold
				setting 0: 70% of VBAT voltage
				setting (default) 1: 60% of VBAT
				voltage setting
2	R/W	DIS_OVP	0	OVP protection setting for discharging
				mode 0: enable OVP protection
				(default) 1: disable OVP protection
1	R/W	Reserved	0	Internal use. Don't overwrite this bit.
0	R/W	Reserved	1	Internal use. Don't overwrite this bit.

Table 12 0x0B CTRL2_SET Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-6	R/W	Reserved	00	Internal use. Don't overwrite this bit.	
5-4	R/W	SoftStart_SET	00	Soft start slew rate setting 00: 0.0625mV/µs (default) 01: 0.125mV/µs 10: 0.25mV/µs 11: 0.5mV/µs	
3	R/W	Reserved	0	Internal use. Don't overwrite this bit.	
2	R/W	EN_DITHER	0	Enable switching frequency dithering function at PGATE pin: 0: disable frequency dithering function, PGATE pin used as PMOS gate control (default) 1: enable frequency dithering function, PGATE pin used to set the frequency dithering	
1-0	R/W	SLEW_SET	01	Slew rate setting for VBUS dynamic change in discharging mode 00: 1mV/µs 01: 2mV/µs (default) 10: 4mV/µs 11: 8mV/µs	

Table 13 0x0C CTRL3_SET Register

-	Table to skee of the global						
	Bit	Mode	Symbol	Default value @POR	Description	Notes	



7	R/W	EN_PGATE	0	PGATE control 0: PGATE outputs logic high to turn off PMOS (default) 1: PGATE outputs logic low to turn on
6	R/W	GPO_CTRL	0	GPO output control 0: Open drain output (default) 1: Logic low
5	R/W	AD_START	0	ADC control 0: stop ADC conversion (default) 1: start ADC conversion, MCU can read the voltage/current values from ADC registers
4	R/W	ILIM_BW_SEL	0	ILIM loop bandwidth setting: 0: 5kHz (default) 1: 1.25kHz
3	R/W	LOOP_SET	0	Loop response control 0: Normal loop response (default) 1: Improve the loop
2	R/W	DIS_ShortFold Back	0	IBUS current foldback control for VBUS short circuit condition, only valid in discharging mode 0: IBUS is fold-back to 1/10 of IBUS_LIM setting (default) 1: disable fold-back.
1	R/W	EOC_SET	1	Current threshold setting for End Of Charging (EOC) detection 0: 1/25 of charging current 1: 1/10 of charging current (default)
				1/25 option is not recommended for ≤ 2A ILIMx setting.
0	R/W	EN_PFM	0	PFM control under light load condition, only for discharging mode 0: disable PFM mode (PWM mode enabled) (default) 1: enable PFM mode

Table 14 0x0D VBUS_FB_VALUE Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-0	R	VBUS_FB_VA	0000 0000	The highest 8-bit of the ADC reading of VBUS voltage (total 10-bit).	
		LUE			
				VBUS voltage is calculated as	
				VBUS = (4 x VBUS_FB_VALUE + VBUS_FB_VALUE2 + 1) x VBUS_RATIO x 2 mV	



		VBUS_FB_VALUE range: 0 ~ 255	
		0000 0000: 0	
		0000 0001: 1	
		0000 0010: 2	
		1111 1111: 255	

Table 15 0x0E VBUS FB VALUE 2 Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-6	R	VBUS_FB_VA LUE2	00	The lowest 2-bit of the ADC reading of VBUS voltage (total 10-bit). VBUS voltage is calculated as VBUS voltage is calculated as	
				VBUS = (4 x VBUS_FB_VALUE + VBUS_FB_VALUE2 + 1) x VBUS_RATIO x 2 mV	
				VBUS_FB_VALUE2 range: 0 ~ 3	
				00: 0	
				01: 1	
				10: 2	
				11: 3	
5-0		Reserved	00 0000		

Table 16 0x0F VBAT FB VALUE Register

Bit	Mode	Symbol	Default value @POR	Descript ion	Notes
7-0	R	VBAT_FB_VA LUE	0000 0000	The highest 8-bit of the ADC reading of VBAT voltage (total 10-bit). VBAT voltage is calculated as VBAT = (4 x VBAT_FB_VALUE + VBAT_FB_VALUE2 + 1) x VBAT_MON_RATIO x 2 mV VBAT_FB_VALUE range: 0 ~ 255 0000 0000: 0 0000 0001: 1 0000 0010: 2 1111 1111: 255	

Table 17 0x10 VBAT_FB_VALUE_2 Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-6	R	VBAT_FB_VA LUE 2	00	The lowest 2-bit of the ADC reading of VBAT voltage (total 10-bit).	
		_		VBAT voltage is calculated as	
				VBAT = (4 x VBAT_FB_VALUE + VBAT_FB_VALUE2 + 1) x VBAT_MON_RATIO x 2 mV	
				VBAT_FB_VALUE_2 range: 0 ~ 3	
				00: 0	
				01: 1	
				10: 2	
				11: 3	

Table 18 0x11 IBUS_VALUE Register



7-0	R	IBUS_VALUE	0000 0000	The highest 8-bit of the ADC reading of IBUS current (total 10-bit). IBUS current is calculated as $IBUS \text{ (A)} = \frac{(4 \times IBUS_VALUE + IBUS_VALUE2 + 1) \times 2}{1200} \times IBUS_RATIO \frac{\times 10 \text{ m}\Omega}{RS1}$	
				IBUS_VALUE range: 0 ~ 255	
				0000 0000: 0	
				0000 0001: 1	
				0000 0010: 2	
				1111 1111: 255	

Table 19 0x12 IBUS_VALUE_2 Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-6	R	IBUS_VALUE 2	00	The lowest 2-bit of the ADC reading of IBUS current (total 10-bit). IBUS current is calculated as $IBUS (A) = \frac{(4 \times IBUS_VALUE + IBUS_VALUE2 + 1) \times 2}{1200} \times \frac{10 \text{ m}\Omega}{RS1}$ $IBUS_VALUE2 \text{ range: } 0 \sim 3$ $00: 0$ $01: 1$ $10: 2$ $11: 3$	
5-0		Reserved	00 0000		

Table 20 0x13 IBAT_VALUE Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-0	R	IBAT_VALUE	0000 0000	The highest 8-bit of the ADC reading of IBAT current (total 10-bit). IBAT current is calculated as $IBAT (A) = \frac{(4 \times IBAT_VALUE + IBAT_VALUE2 + 1) \times 2}{1200} \times IBAT_RATIO$ $IBAT_VALUE range: 0 \sim 255$ $0000 0000: 0$ $0000 00001: 1$ $0000 0010: 2$ $1111 1111: 255$	

Table 21 0x14 IBAT_VALUE_2 Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-6	R	IBAT_VALUE 2	00	The lowest 2-bit of the ADC reading of IBAT current (total 10-bit).	



			IBAT current is calculated as $IBAT (A) = \frac{(4 \times IBAT_VALUE + IBAT_VALUE2 + 1) \times 2}{1200} \times IBAT_RATIO$ $\times \frac{10 \text{ m}\Omega}{\text{RS2}}$ $IBAT_VALUE2 \text{ range: } 0 \sim 3$	
			00: 0	
			01: 1	
			10: 2	
			11: 3 (default)	
5-0	Reserved	00 0000		

Table 22 0x17 STATUS Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7	R	DM_L	0	1: DM voltage is detected lower than 0.325V	
6	R	AC_OK	0	1: AC adapter is inserted	
5	R	INDET2	0 1: USB-A load insert is detected at INDET pin		
4	R	INDET1	0	1: USB-A load insert is detected at INDET1 pin	
3	R	VBUS_SHORT	0	1: VBUS short circuit fault happens in discharging mode	
2	R	ОТР	0	1: OTP fault happens	
1	R	EOC	0	1: EOC conditions are satisfied	
0	R	Reserved	0	Reserved	

Table 23 0x19 MASK Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7	R/W	DM_L_Mask	1	1: Interrupt is disabled	
6	R/W	AC_OK_Mask	0	1: Interrupt is disabled	
5	R/W	INDET2_Mask	0	1: Interrupt is disabled	
4	R/W	INDET1_Mask	0	1: Interrupt is disabled	
3	R/W	VBUS_SHORT_ Mask	0	1: Interrupt is disabled	
2	R/W	OTP_Mask	0	1: Interrupt is disabled	
1	R/W	EOC_Mask	0	1: Interrupt is disabled	
0	R/W	Reserved	0	Internal use. Don't overwrite this bit.	



Table 24 0x1A DP/DM_CTRL Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-6	R/W	DP_CTRL	00	00: float DP pin (default)	
				01: source: output a voltage at DP pin	
				10: sink: turn on sink current (100 μA) at DP pin	
				11: pull down: turn on the pull down resistor (19.53 kΩ) at DP pin	
5-4	R/W	VDP_SET	00	Set the output voltage at	
				DP pin 00: 0.6V (default)	
				01: 1.2V with 100 k Ω output impedance at DP pin	
				10: 2.75V with 30 kΩ output impedance at DP pin	
				11: 2.75V	
3-2	R/W	DM_CTRL	00	00: float DM pin (default)	
				01: source: output a voltage at DM pin	
				10: sink: turn on sink current (100 μA) at DM pin	
				11: pull down: turn on the pull down resistor (19.53 kΩ) at DM pin	
1-0	R/W	VDM_SET	00	Set the output voltage at	
				DM pin 00: 0.6V (default)	
				01: 1.2V with 100 kΩ output impedance at DP pin	
				10: 2.75V with 30 kΩ output impedance at DP pin	
				11: 2.75V	

Table 25 0x1B DP/DM_READ Register

Bit	Mode	Symbol	Default value @POR	Description	Notes
7-5		Reserved	xxx		
4	R/W	SHORT_CTRL	0	Short DP pin and DM pin through 20 Ω resistor 0: no, disconnect (default) 1: yes, short	
3-2	R	VDP_RD	00	DP pin voltage reading	
				00: < 0.325V	
				01: 0.325V ~0.84V	
				10: 0.84V ~ 2.05V	
				11: >2.05V	
1-0	R	VDM_RD	00	DM pin voltage reading	
				00: < 0.325V	
				01: 0.325V ~0.84V	
				10: 0.84V ~ 2.05V	
				11: >2.05V	



Anti-ESD Policy


MOS Device Process are highly electrostatic sensitive. In order to avoid damage caused by electrostatic discharge during trans-portation and application, the following electrostatic precautionary measures are strictly acknowledged:


- 1. Operators should wear Anti- ESD wrist straps;
- 2 Outer case of production facilities should be equipped well to earth;
- 3. Any tools related to assembly and manufacturing must be tight to ground;
- 4. Conductive or anti- ESD Packaging material should be adopted during transport.



Package

QFN32L(0404x0.75-0.40)








BOTTOM VIEW

SYMBOL	MILLIMETER				
STWIBOL	MIN	NOM	MAX		
A	0.70	0.75	0.80		
A1	0	0.02	0.05		
b	0. 15	0.20	0. 25		
c	0.18	0.20	0.25		
D	3. 90	4. 00	4. 10		
D 2	2.60	2.65	2. 70		
e	0. 40BSC				
Nd	2. 80BSC				
E	3. 90	4. 00	4. 10		
E2	2.60	2.65	2. 70		
Ne	2. 80BSC				
K	0. 20	-	-		
L	0.35	0.40	0.45		
L1	0.30	0. 35	0.40		
L2	0. 15	0. 20	0. 25		
h	0.30	0.35	0.40		
L/F载体尺寸 (Mil)	112*112				



Top Mark and Ordering Information



Package	Top mark	Product No.	Packing	SPQ
QFN32	PB6158B	PB6158B	T/R	2500P CS

IMPORTANT NOTICE

- HOTCHIP reserves the right to alter its products without prior notification. For the most up-todate information, please visit our web site at http://www.hotchip.net.cn.
- HOTCHIP assumes no liability for the issues about the industrial standard, licenses and the right of the third party caused by the electric circuit and chart. The schematic is just for typical application, is not for the specialized mass production application.
- The export authorization from government is needed when the product or its derivative product do not agree with the Wassenaar Arrangement or other international agreement.
- Any copy of these information without our permission to print for other uses is forbidden.
- HOTCHIP's products are not authorized for use as critical components in life support devices or systems, such as motion machine, medical machine, security system, gas equipment, airplane or any other conveyance.
- HOTCHIP cannot avoid fault or losing efficacy, though we will do the best to improve the quality
 and reliability. The customers use the products should go through the security design, such as
 the redundant design, fire protection design, failure protection about the secondary disasters,
 fire or other related damage.
- HOTCHIP will continuously provide better products for the customers by all our heart.