



PC561BA

P-Channel Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	45mΩ @ $V_{GS} = -10V$	-5.7A



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	-5.7	A
		-4.5	
Pulsed Drain Current ¹	I_{DM}	-20	
Avalanche Current	I_{AS}	-12	
Avalanche Energy	E_{AS}	7	mJ
Power Dissipation ³	P_D	2.5	W
		1.6	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$R_{\theta JA}$		50	°C / W
Junction-to-Ambient ²	$R_{\theta JA}$		73	
Junction-to-Case	$R_{\theta JC}$		18	

¹Pulse width limited by maximum junction temperature.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper.

³The Power dissipation is based on $R_{\theta JA}$ t ≤ 10s value.

PC561BA

P-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)







PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1.3	-1.6	-2.3	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
		$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 55^\circ\text{C}$			-10	
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -4.5\text{V}, I_D = -4\text{A}$		46	85	$\text{m}\Omega$
		$V_{\text{GS}} = -10\text{V}, I_D = -4\text{A}$		32	45	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -4\text{A}$		10		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$		585		pF
Output Capacitance	C_{oss}			90		
Reverse Transfer Capacitance	C_{rss}			67		
Total Gate Charge ²	$Q_g(V_{\text{GS}} = -10\text{V})$	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}, I_D = -4\text{A}$		12		nC
	$Q_g(V_{\text{GS}} = -4.5\text{V})$			6		
Gate-Source Charge ²	Q_{gs}			1.5		
Gate-Drain Charge ²	Q_{gd}			3.3		
Turn-On Delay Time ²	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -15\text{V}, V_{\text{GS}} = -10\text{V}, I_D \approx -4\text{A}, R_{\text{GS}} = 6\Omega$		17		nS
Rise Time ²	t_r			24		
Turn-Off Delay Time ²	$t_{\text{d}(\text{off})}$			18		
Fall Time ²	t_f			39		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current	I_S				-2	A
Forward Voltage ¹	V_{SD}	$I_F = -4\text{A}, V_{\text{GS}} = 0\text{V}$			-1.1	V
Reverse Recovery Time	t_{rr}	$I_F = -4\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		10		nS
Reverse Recovery Charge	Q_{rr}			2		nC

¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.






PC561BA

P-Channel Enhancement Mode MOSFET



PC561BA

P-Channel Enhancement Mode MOSFET




PC561BA

P-Channel Enhancement Mode MOSFET

Package Dimension

SOT-89 MECHANICAL DATA


Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.45	4.5	4.55	G	0.36	0.50	0.56
B	1.4	1.7	1.8	H	1.3	1.5	1.7
C	0	0.7	1.05	I	2.8	3.0	3.2
D	2.3	2.5	2.6	J	1.4	1.5	1.6
E	0.8	1.04	1.2	K	3.8	4.2	4.25
F	0.3	0.46	0.52	L	0.35	0.4	0.44







PC561BA

P-Channel Enhancement Mode MOSFET

A. Marking Information



B. Tape&Reel Information: 1000pcs/Reel




PC561BA


P-Channel Enhancement Mode MOSFET

C. Lot No.&Date Code rule

1.Lot No.



2.Date Code



PC561BA

P-Channel Enhancement Mode MOSFET

D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm
2	Font style	Times New Roman or Arial (或可区分英文“0”和数字“0”，“G”和“Q”的字型即可)
3	Great Power	Height: 4 mm
4	Package	Height: 2 mm
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12
6	Device	Height: 3 mm (Max: 16 Digit)
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot
8	D/C	Height: 3 mm (Max: 7 Digit)
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed
10	Pb Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
11	Halogen Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
12	Scan info	Device / Lot / D/C / QTY , Insert “ / ” between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least