8-INPUT MULTIPLEXER/REGISTER WITH TRANSPARENT LATCHES; 3-STATE

FEATURES

- Transparent data latches
- Transparent address latch
- Easily expanding
- Complementary outputs
- Output capability: bus driver
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT354 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT354 data selectors/multiplexers contain full on-chip binary decoding, to select one-of-eight data sources. The data select address is stored in transparent latches that are enabled by a LOW on the latch enable input ($\overline{LE}$).

The transparent 8-bit data latches are enabled when the active LOW data enable input ($\overline{E}$) is LOW. When the output enable input $\overline{OE}_1$ = HIGH, $\overline{OE}_2$ = HIGH or OE_3 = LOW, the outputs go to the high impedance OFF-state. Operation of these output enable inputs does not affect the state of the latches.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}/$ t_{PLH}	propagation delay D_n, $\overline{E}$ to Y, $\overline{Y}$ S_n, $\overline{LE}$ to Y, $\overline{Y}$	$C_L = 15$ pF $V_{CC} = 5$ V	20 24	22 27	ns ns
C_I	input capacitance		3.5	3.5	pF
C_{PD}	power dissipation capacitance per latch	notes 1 and 2	68	71	pF

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f = 6$ ns

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

   f_i = input frequency in MHz C_L = output load capacitance in pF
   f_o = output frequency in MHz V_{CC} = supply voltage in V
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

2. For HC the condition is V_I = GND to V_{CC}
   For HCT the condition is V_I = GND to V_{CC} − 1.5 V

PACKAGE OUTLINES

20-lead DIL; plastic (SOT146).
20-lead mini-pack; plastic (SO20; SOT163A).

Fig. 1 Pin configuration.

Fig. 2 Logic symbol.

Fig. 3 IEC logic symbol.

74HC/HCT354
MSI

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
8, 7, 6, 5, 4, 3, 2, 1	D_0 to D_7	data inputs
9	$\overline{E}$	data enable input (active LOW)
10	GND	ground (0 V)
11	$\overline{LE}$	address latch enable input (active LOW)
14, 13, 12	S_0, S_1, S_2	select inputs
15, 16	$\overline{OE}_1$, $\overline{OE}_2$	output enable inputs (active LOW)
17	OE_3	output enable input (active HIGH)
18	$\overline{Y}$	3-state multiplexer output (active LOW)
19	Y	3-state multiplexer output (active HIGH)
20	V_{CC}	positive supply voltage

FUNCTION TABLE

INPUTS							OUTPUTS		DESCRIPTION
ADDRESS *				OUTPUT ENABLE					
S_2	S_1	S_0	$\overline{E}$	$\overline{OE}_1$	$\overline{OE}_2$	OE_3	Y	$\overline{Y}$	
X	X	X	X	H	X	X	Z	Z	outputs in
X	X	X	X	X	H	X	Z	Z	high impedance
X	X	X	X	X	X	L	Z	Z	OFF-state
L	L	L	L	L	L	H	D_0	$\overline{D}_0$	
L	L	H	L	L	L	H	D_1	$\overline{D}_1$	
L	H	L	L	L	L	H	D_2	$\overline{D}_2$	
L	H	H	L	L	L	H	D_3	$\overline{D}_3$	data latch is
H	L	L	L	L	L	H	D_4	$\overline{D}_4$	transparent
H	L	H	L	L	L	H	D_5	$\overline{D}_5$	
H	H	L	L	L	L	H	D_6	$\overline{D}_6$	
H	H	H	L	L	L	H	D_7	$\overline{D}_7$	
L	L	L	H	L	L	H	D_{0n}	$\overline{D}_{0n}$	
L	L	H	H	L	L	H	D_{1n}	$\overline{D}_{1n}$	
L	H	L	H	L	L	H	D_{2n}	$\overline{D}_{2n}$	
L	H	H	H	L	L	H	D_{3n}	$\overline{D}_{3n}$	data is
H	L	L	H	L	L	H	D_{4n}	$\overline{D}_{4n}$	latched
H	L	H	H	L	L	H	D_{5n}	$\overline{D}_{5n}$	
H	H	L	H	L	L	H	D_{6n}	$\overline{D}_{6n}$	
H	H	H	H	L	L	H	D_{7n}	$\overline{D}_{7n}$	

D_0 to D_7 = data at inputs D_0 to D_7
D_{0n} to D_{7n} = data at inputs D_0 to D_7 before the most recent LOW-to-HIGH transition of $\overline{E}$

H = HIGH voltage level
L = LOW voltage level
X = don't care
Z = high impedance OFF-state

* This column shows the input address set-up with $\overline{LE}$ = LOW (address latch is transparent).

Fig. 4 Functional diagram.

Fig. 5 Logic diagram.

8-input multiplexer/register with transparent latches; 3-state

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver
I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	\multicolumn{7}{c}{T_{amb} (°C)}	UNIT	\multicolumn{2}{c}{TEST CONDITIONS}
		\multicolumn{7}{c}{74HC}		V_{CC} V	WAVEFORMS
		\multicolumn{3}{c}{+25}	\multicolumn{2}{c}{−40 to +85}	\multicolumn{2}{c}{−40 to +125}			
		min.	typ.	max.	min.	max.	min.	max.			
t_{PHL}/ t_{PLH}	propagation delay D_n to Y, $\overline{Y}$		61 22 18	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 7
t_{PHL}/ t_{PLH}	propagation delay $\overline{E}$ to Y, $\overline{Y}$		63 23 18	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 6
t_{PHL}/ t_{PLH}	propagation delay S_n to Y, $\overline{Y}$		77 28 22	260 52 44		325 65 55		390 78 66	ns	2.0 4.5 6.0	Fig. 8
t_{PHL}/ t_{PLH}	propagation delay $\overline{LE}$ to Y, $\overline{Y}$		77 28 22	290 58 49		365 73 62		435 87 74	ns	2.0 4.5 6.0	Fig. 9
t_{PZH}/ t_{PZL}	3-state output enable time $\overline{OE}_n$ to Y, $\overline{Y}$		39 14 11	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 12
t_{PZH}/ t_{PZL}	3-state output enable time OE_3 to Y, $\overline{Y}$		44 16 13	135 27 23		170 34 29		205 41 35	ns	2.0 4.5 6.0	Fig. 12
t_{PHZ}/ t_{PLZ}	3-state output disable time $\overline{OE}_n$ to Y, $\overline{Y}$		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 12
t_{PHZ}/ t_{PLZ}	3-state output disable time OE_3 to Y, $\overline{Y}$		55 20 16	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 12
t_{THL}/ t_{TLH}	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Figs 7, 8 and 9
t_W	data enable pulse width $\overline{E}$ LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t_W	latch enable pulse width $\overline{LE}$ LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9
t_{su}	set-up time D_n to $\overline{E}$	50 10 9	11 4 3		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10
t_{su}	set-up time S_n to $\overline{LE}$	50 10 9	14 5 4		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10

8-input multiplexer/register with transparent latches; 3-state

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T_{amb} (°C) 74HCT +25 min.	typ.	max.	−40 to +85 min.	max.	−40 to +125 min.	max.	UNIT	TEST CONDITIONS V_{CC} V	WAVEFORMS
t_{PHL}/t_{PLH}	propagation delay D_n to Y, $\overline{Y}$		25	47		59		71	ns	4.5	Fig. 7
t_{PHL}/t_{PLH}	propagation delay $\overline{E}$ to Y, $\overline{Y}$		26	54		68		81	ns	4.5	Fig. 6
t_{PHL}/t_{PLH}	propagation delay S_n to Y, $\overline{Y}$		30	59		74		89	ns	4.5	Fig. 8
t_{PHL}/t_{PLH}	propagation delay $\overline{LE}$ to Y, $\overline{Y}$		31	63		79		95	ns	4.5	Fig. 9
t_{PZH}/t_{PZL}	3-state output enable time $\overline{OE}_n$ to Y, $\overline{Y}$		18	34		43		51	ns	4.5	Fig. 12
t_{PZH}/t_{PZL}	3-state output enable time OE_3 to Y, $\overline{Y}$		18	34		43		51	ns	4.5	Fig. 12
t_{PHZ}/t_{PLZ}	3-state output disable time $\overline{OE}_n$ to Y, $\overline{Y}$		18	33		41		50	ns	4.5	Fig. 12
t_{PHZ}/t_{PLZ}	3-state output disable time OE_3 to Y, $\overline{Y}$		21	39		49		59	ns	4.5	Fig. 12
t_{THL}/t_{TLH}	output transition time		5	12		15		18	ns	4.5	Figs 7, 8 and 9
t_W	data enable pulse width $\overline{E}$ LOW	16	6		20	24			ns	4.5	Fig. 6
t_W	latch enable pulse width $\overline{LE}$ LOW	16	6		20	24			ns	4.5	Fig. 9
t_{su}	set-up time D_n to $\overline{E}$	10	4		13	15			ns	4.5	Fig. 11
t_{su}	set-up time S_n to $\overline{LE}$	10	5		13	15			ns	4.5	Fig. 10
t_h	hold time D_n to $\overline{E}$	9	0		11	14			ns	4.5	Fig. 11
t_h	hold time S_n to $\overline{LE}$	9	−3		11	14			ns	4.5	Fig. 10

SYMBOL	PARAMETER	Tamb (°C)							UNIT	TEST CONDITIONS	
		74HC								V_{CC} V	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t_h	hold time D_n to $\overline{E}$	5 5 5	−6 −2 −2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 11
t_h	hold time S_n to $\overline{LE}$	5 5 5	−8 −3 −2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 10

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver
I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current ($\triangle I_{CC}$) for a unit load of 1 is given in the family specifications.
To determine $\triangle I_{CC}$ per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT	UNIT LOAD COEFFICIENT
D_n, S_n	0.2
OE_3	0.25
$\overline{LE}$	0.5
$\overline{E}$, $\overline{OE}_n$	1.0

AC WAVEFORMS (Cont'd)

Fig. 10 Waveforms showing the set-up and hold times for the select input (S_n) to the address latch enable input ($\overline{LE}$).


Fig. 11 Waveforms showing the set-up and hold times for the data input (D_n) to the data enable input ($\overline{E}$).


Fig. 12 Waveforms showing the 3-state enable and disable times.

Note to AC waveforms

(1) HC : V_M = 50%; V_I = GND to V_{CC}.
    HCT: V_M = 1.3 V; V_I = GND to 3 V.