PRODUCT BRIEF

August 2004 Revision 1.1



PC8374T SafeKeeper[™] Desktop TrustedI/O

General Description

The National Semiconductor PC8374T Advanced I/O product is a member of the PC837x SuperI/O family. All PC837x devices are highly integrated and are pin and software compatible, thus providing drop-in interchangeability and enabling a variety of assembly options using only a single motherboard and BIOS.

PC8374T integration allows for a reduced system board size and saves on total system cost.

The PC8374T includes legacy SuperI/O functions, Trusted Platform Module (TPM), system glue functions, health monitoring and control, commonly used functions such as GPIO, and ACPI-compliant Power Management support.


The Trusted Platform Module provides a solution for PC security, based on the TCG standard. The complete security solution includes hardware, software, and firmware.

The PC8374T integrates miscellaneous analog and digital system glue functions to reduce the number of discrete components required. The host communicates with the functions integrated in the PC8374T through an LPC Bus Interface.

The PC8374T supports both I/O and memory mapping of module registers and enables building legacy-free systems.

Outstanding Features

- TCG 1.1b based Trusted Platform Module (TPM)
 - Integrated non-volatile secure storage
 - Hardware and software protection schemes
 - Tamper resistance schemes
 - Pin compatible to integrated TPM 1.2 device
- Legacy modules: Parallel Port, Floppy Disk Controller (FDC), two Serial Ports, Serial InfraRed Port and a Keyboard and Mouse Controller (KBC)
- Glue functions to complement the South Bridge functionality
- System health support, including SensorPath[™] sensor interface, and fan monitor and control
- V_{SB3}-powered Power Management with 19 wake-up sources
- Controls three LED indicators
- 16 GPIO pins with a variety of wake-up options
- I/O-mapped and memory-mapped registers
- 128-pin PQFP package



Features

Trusted Platform Module (TPM)

- TCG 1.1b compliant
- Processing Unit
- 16-bit embedded RISC processor core
- Internal Memory
 - On-chip Non-Volatile memory for secure storage
 - On-chip data RAM
- Host Interface
 - Using LPC Bus
 - Command/Data/Status standard interface
- Secured General-Purpose I/O (GPIO)
 - Internal processor controlled
 - Three GPIO pins, one used for Physical Presence
 - I/O pins individually configured as input or output
 - Configurable internal pull-up resistors
 - Owner authorization control
- Power Management Controller (PMC); power modes, switched by software or hardware
- TPM Firmware
 - V_{SB3} RAM-based storage for loadable keys
- Tamper Resistance
 - Clock Jitter protection
 - Protection on reference clock
 - Protection of security functions from LPC clock jitter
 - Power analysis resistance
 - Low and High Frequency monitor
 - Voltage attack detector
 - Low Voltage
 - Glitch and brownout detector
 - Secure storage contents protection
 - Permanent disable of all TPM test mechanisms when locked

System Health Support

- SensorPath interface to sensors optimizes digital/analog partitioning
 - Simplifies board design and routing
 - Supports distributed sensors and centralized control
 - Health monitoring is self-contained and requires minimal host attention
 - Faster boot time
 - Off loads SMBus, and enables ASF compliance
- Fan Monitor and Control
 - Three PWM-based fan controls
 - Four 16-bit resolution tachometer inputs
 - Software or local temperature feedback control

- Heceta6-compatible register set accessible via the LPC interface and SMBus
 - Supports the following combinations of LMxx devices:
 - □ LM96011
 - LM96011 and LM95010
 - □ LM96012
 - □ LM96010
 - Simultaneous read support via LPC interface and SMBus

General-Purpose Modules

- All 16 GPIO pins powered by V_{SB3}
- Each pin individually configured as input or output
- Programmable features for each output pin:
 - Drive type (open-drain, push-pull or TRI-STATE[®])
 - TRI-STATE on detection of falling V_{DD3} for V_{SB3}-powered pins driving V_{DD}-supplied devices
- Programmable option for internal pull-up resistor on each input pin (some with internal pull-down resistor option)
- Lock option for the configuration and data of each output pin
- 15 GPIO pins generate IRQ/SIOPME/SMI for wake-up events; each GPIO has separate:
 - Enable control of event status routing to IRQ
 - Enable control of event status routing to SIOPME
 - Polarity and edge/level selection
 - Programmable debouncing

Glue Functions

- Generates the power-related signals:
 - Main Power good
 - Power distribution control (for switching between Main and Standby regulators)
 - Resume reset (Master Reset) according to the 5V standby supply status
 - Main power supply turn on (PS_ON)
- Voltage translation between 2.5V or 3.3V levels (DDC) and 5V levels (VGA) for the SMBus serial clock and data signals
- Isolation circuitry for the SMBus serial clock and data signals
- Buffers PCI_RESET to generate three reset output signals
- Generates "highest active supply" reference voltage
 - Based on 3.3V and 5V Main supplies
 - Based on 3.3V and 5V Standby supplies
- High-current LED driver control for Hard Disk Drive activity indication
- Software selectable alternative functionality, through pin multiplexing

Features (Continued)

Bus Interface

- LPC Bus Interface
 - Based on Intel's LPC Interface Specification Revision 1.1, August 2002
 - I/O, Memory and 8-bit Firmware Memory read and write cycles, Firmware Memory writes may insert wait cycles
 - Up to four 8-bit DMA channels
 - Serial IRQ (SERIRQ)
 - Supports SuperI/O register memory and I/O mapping
- Configuration Control
 - PnP Configuration Register structure
 - Compliant with PC01 Specification Revision 1.0, 1999-2000
 - Base Address strap (BADDR) to setup the address of the Index-Data register pair (defaults to 2Eh/2Fh)
 - TPM Index-Data register pair Base Address set by the TPM (defaults to 7Eh/7Fh) or via SuperI/O Configuration registers
 - Flexible resource allocation for all logical devices:
 - Relocatable base address
 - I5 IRQ routing options to serial IRQ
 - **Up to four optional 8-bit DMA channels**
 - Configurable feature sets:
 - V_{SB3}-powered pin multiplexing

Legacy Modules

- Serial Ports 1 and 2
 - Software compatible with the NS16550A and NS16450
 - Support shadow register for write-only bit monitoring
 - Data rates up to 1.5 Mbaud
- Serial Infrared Port (SIR)
 - Software compatible with the 16550A and the 16450
 - Shadow register support for write-only bit monitoring
 - HP-SIR
 - ASK-IR option of SHARP-IR
 - DASK-IR option of SHARP-IR
 - Consumer Remote Control supports RC-5, RC-6, NEC, RCA and RECS 80
- IEEE 1284-compliant Parallel Port
 - ECP, with Level 2 (14 mA sink and source output buffers)
 - Software or hardware control
 - Enhanced Parallel Port (EPP) compatible with EPP 1.7 and EPP 1.9
 - Supports EPP as mode 4 of the Extended Control Register (ECR)
 - Selection of internal pull-up or pull-down resistor for Paper End (PE) pin
 - Supports a demand DMA mode mechanism and a DMA fairness mechanism for improved bus utilization
 - Protection circuit that prevents damage to the parallel port when a printer connected to it is powered up or is operated at high voltages (in both cases, even if the PC8374T is in power-down state)

- Floppy Disk Controller (FDC)
 - Software compatible with the PC8477 (the PC8477 contains a superset of the FDC functions in the μDP8473, NEC μPD765A/B and N82077 devices)
 - Error-free handling of data overrun and underrun
 - Programmable write protect
 - Supports FM and MFM modes
 - Supports Enhanced mode command for three-mode Floppy Disk Drive (FDD)
 - Perpendicular recording drive support for 2.88 MBytes
 - Burst (16-byte FIFO) and Non-Burst modes
 - Full support for IBM Tape Drive Register (TDR) implementation of AT and PS/2 drive types
 - High-performance digital separator
 - Supports fast tape drives (2 Mbps) and standard tape drives (1 Mbps, 500 Kbps and 250 Kbps)
- Keyboard and Mouse Controller (KBC)
 - 8-bit microcontroller, software compatible with 8042AH and PC87911
 - Standard interface (60h, 64h, IRQ1 and IRQ12)
 - Supports two external swapable PS/2 interfaces for keyboard and mouse
 - Programmable, dedicated quasi-bidirectional I/O lines (GA20/P21, KBRST/P20)

Power Management


- Supports ACPI Specification Revision 2.0b, July 27, 2000
- System Wake-Up Control (SWC)
 - Optional routing of events to generate SCI (SIOPME) on detection of:
 - Keyboard or Mouse events
 - □ Ring Indication RI on each of the two serial ports
 - General-Purpose Input Events from 15 GPIO pins
 - IRQs of the Keyboard and Mouse Controller
 - □ IRQs of the other internal modules
 - Optional routing of the SCI (SIOPME) to generate IRQ (SERIRQ)
 - Implements the GPE1_BLK of the ACPI General Purpose (Generic) Register blocks with "child" events
 - V_{SB3}-powered event detection and event-logic configuration
- Enhanced Power Management (PM), including:
 - Special configuration registers for power down
 - Low-leakage pins
 - Low-power CMOS technology
 - Ability to disable all modules
 - High-current LED drivers control (two LEDs) for power status indication with:
 - Standard blinking, controlled by software
 - Advanced blinking, controlled by power supply status, sleep state or software
 - Special blinking, controlled by power supply status, sleep state and software bit
 - V_{BAT} powered indication of the Main power supply state before an AC power failure

Features (Continued)

Clocking, Supply, and Package Information

- Clocks
 - On-chip Low-Frequency Clock Generator:
 - Generates 32.768 KHz internal clock
 - On-chip Superl/O Clock Generator:
 - Generates 48 MHz
 - V_{DD3} powered
- Protection
 - All device pins are 5V tolerant and back-drive protected (except LPC bus pins)
 - High ESD protection of all the device pins
 - Pin multiplexing selection lock
 - Configuration register lock

- Testability
 - XOR tree structure
 - Includes all the device pins (except the supply and the analog pins)
 - □ Selected at power-up by strap input (TEST)
 - TRI-STATE device pins, selected at power-up by strap input (TRIS)
- Power Supply
 - 3.3V supply operation
 - Separate pin pairs for main (V_{DD3}) and standby (V_{SB3}) power supplies
 - Backup battery input (V_{BAT}) for SWC indications
 - Low standby power consumption
 - Very low power consumption from backup battery (less than 1 $\mu\text{A})$
- Package
 - 128-pin PQFP



PC8374T

Pin	Pin Name	Pin	Pin Name	Pin	Pin Name	Pin	Pin Name
1	MCLK	33	SLCT	65	CLOCKI14	97	V _{CORF}
2	MDAT	34	PE	66	HD_LED	98	V _{BAT}
3	KBCLK	35	BUSY_WAIT	67	PRIMARY_HD	99	SIOPME
4	KBDAT	36	ACK	68	SECONDARY_HD	100	GPIOE16
5	GA20	37	PD7	69	SCSI	101	IOPA0/GPIOE14
6	V _{DD3}	38	PD6	70	REF5V	102	V _{CORF2}
7	KBRST	39	PD5	71	V _{SB5}	103	GPIOE00/SWD
8	V _{SS}	40	PD4	72	REF5V_STBY	104	GPIOE01/FANTACH3
9	DSKCHG	41	PD3	73	PCIRST_OUT	105	FANTACH4/GPIOE02
10	HDSEL	42	PD2	74	PCIRST_OUT2/GPIOE12	106	GPIOE03/FANPWM1
11	RDATA	43	PD1	75	GPIOE13	107	V _{SB3}
12	WP	44	PD0	76	V _{SB3}	108	GPIOE04/FANPWM2
13	TRK0	45	ERR	77	BKFD_CUT	109	GPIOE05/FANPWM3
14	WGATE	46	V _{SS}	78	V _{SS}	110	V _{SS}
15	WDATA	47	SLIN_ASTRB	79	LATCHED_BF_CUT	111	GPIOE06/FANTACH1
16	STEP	48	INIT	80	GPIOE17	112	GPIOE07/FANTACH2
17	DIR	49	V _{DD3}	81	PS_ON	113	CC_DDCSCL/GPIOE13
18	DR0	50	AFD_DSTRB	82	PWRGD_PS	114	5V_DDCSCL/GPIOE11
19	MTR0	51	STB_WRITE	83	CPU_PRESENT	115	CC_DDCSDA/GPIOE12
20	INDEX	52	SMI	84	PWRGD_3V	116	5V_DDCSDA/GPIOE10
21	DRATE0	53	SER_IRQ	85	SLP_S3	117	GPO11/VsbStrap1
22	DENSEL	54	LDRQ	86	SLP_S5	118	GPIOE00/RI2/IRTX
23	DCD1	55	PCI_CLK	87	SMB1_SCL	119	GPIOE01/SIN2/RI2
24	DSR1	56	LFRAME	88	SMB2_SCL/HMSCL	120	GPIOE02/SOUT2/IRRX
25	SIN1	57	LAD3	89	SMB1_SDA	121	GPIOE03/DSR2/SIN2
26	RTS1/TRIS	58	V _{SS}	90	SMB2_SDA/HMSDA	122	GPO12/RTS2/SOUT2/ VddStrap1
27	SOUT1/TEST	59	LAD2	91	IOPA1/CLOCKI32/GPIO15	123	TPM_PP/IOPA6
28	CTS1	60	V _{DD3}	92	RSMRST	124	GPIOE04/CTS2/DSR2
29	V _{SS}	61	LAD1	93	V _{SB3}	125	GP <u>O13/DTR_</u> BOUT2/ RTS2/VddStrap2
30	DTR_BOUT1/BADDR/ XOR_OUT	62	LAD0	94	GRN_LED	126	GPIOE05/DCD2/CTS2
31	V _{DD3}	63	PCI_RESET	95	YLW_LED	127	G <u>PIO</u> E06/IRRX/ DTR_BOUT2
32	RI1	64	IDE_RSTDRV	96	V _{SS}	128	GPIOE07/IRTX/DCD2

1.2 BUFFER TYPES AND SIGNAL/PIN DIRECTORY

The signal DC characteristics of the pins described in Section 1.4 on page 10 are denoted by buffer type symbols, which are defined in Table 1 and described in further detail in Section 2.2 on page 22.

Table 1. Buffer Types

Symbol	Description
IN _T	Input, TTL compatible
IN _{TS}	Input, TTL compatible, with 250 mV Schmitt Trigger
IN _{TS2}	Input, TTL compatible, with 200 mV Schmitt Trigger
IN _{TS4}	Input, TTL compatible, with 400 mV Schmitt Trigger
IN _{PCI}	Input, PCI 3.3V compatible
IN _{SM}	Input, SMBus compatible
IN _{ULR}	Input, power, resistor protected (not characterized)
AI	Input, analog (0-5.5V tolerant)
O _{p/n}	Output, TTL/CMOS compatible, push-pull buffer capable of sourcing p mA and sinking n mA
OD _n	Output, TTL/CMOS compatible, open-drain buffer capable of sinking <i>n</i> mA
O _{PCI}	Output, PCI 3.3V compatible,
AO	Output, analog (0-5.5V tolerant)
SW _{SM}	Input/Output switch, SMBus compatible
PWR	Power pin
GND	Ground pin

WWW.DataSheet4U.com

1.3 PIN MULTIPLEXING

Table 2 shows only multiplexed pins, their associated functional blocks and the configuration bits for the selection of the multiplexed options used in the PC8374T.

Table 2. Pin Multiplexing Configuration

)			
Pin	Default Signal	Function Block	Alternate Signal	Function Block	Alternate Signal	Function Block	Configuration Select	Strap or Wake-Up	Function Block
26	RTS1							TRIS	
27	SOUT1	Serial Port 1						TEST	Config (Straps)
90 90	DTR_BOUT1	-	XOR_OUT	Config			TEST (strap)	BADDR	(242.0)
74	PCIRST_OUT2	Glue	GPIOE12	GPIO			SIOCF4.nPCIRSTO2	GPIOE12	
75	GPIOE13	GPIO						GPIOE13	2000
91	GPIO15	GPIO	CLOCK132	TPM	IOPA1	MGT	TPM Firmware Controlled		
101	GPIOE14	GPIO	IOPA0	TPM			TPM Firmware Controlled	GPIOE14	
103	SWD	МН	GPIOE00	GPIO			SIOCF4.nSWD	GPIOE00	SWC
104	GPIOE01		FANTACH3				SIOCF2. TACH3EN	GPIOE01	
105	GPIOE02		FANTACH4				SIOCF2.TACH4EN	GPIOE02	
106	GPIOE03		FANPWM1				SIOCF3.PWM1EN	GPIOE03	
108	GPIOE04	GPIO	FANPWM2	MH			SIOCF3.PWM2EN	GPIOE04	
109	GPIOE05		FANPWM3				SIOCF3.PWM3EN	GPIOE05	
111	GPIOE06		FANTACH1				SIOCF2. TACH1EN	GPIOE06	SWC
112	GPIOE07		FANTACH2				SIOCF2. TACH2EN	GPIOE07	
113	CC_DDCSCL		GPIOE13					GPIOE13	
114	5V_DDCSCL		GPIOE11				SIOCF2.GPI003EN	GPIOE11	
115	CC_DDCSDA		GPIOE12	2				GPIOE12	
116	5V_DDCSDA		GPIOE10					GPIOE10	
117	GPO11	GPIO						VsbStrap1 ¹	Strap

			Table	Table 2. Pin Multiplexing Configuration (Continued)	exing Config	uration (Cor	itinued)		
Pin	Default Signal	Function Block	Alternate Signal	Function Block	Alternate Signal	Function Block	Configuration Select	Strap or Wake-Up	Function Block
118	GPIOE00		RIZ		IRTX	InfraRed	SIOCF3.373COMP AND SIOCF3.SP2EN AND SIOCF3.IREN	RIZ	SWC
119	GPIOE01		SIN2		<u>RI2</u>	Serial Port 2	SIOCF3.373COMP AND SIOCF3.SP2EN	<u>RI2</u>	
120	GPIOE02		SOUT2	Serial	ІЯКХ	InfraRed	SIOCF3.373COMP AND SIOCF3.SP2EN AND SIOCF3.IREN		
121	GPIOE03		DSR2	Port 2	SIN2			1	
122	GPO12	GPIO	RTS2		SOUT2			VddStrap1 ²	Config (Straps)
124	GPIOE04		<u>CTS2</u>		DSR2		SIOCF3.373COMP AND SIOCF3.SP2EN		
125	GPO13		DTR_BOUT2		<u>RTS2</u>	Serial Port 2		VddStrap2	Config (Straps)
126	GPIOE05		DCD2		<u>CTS2</u>				
127	GPIOE06		IRRX	InfraRed	<u>DTR_</u> BOUT 2		SIOCF3.373COMP AND SIOCF3.SP2EN AND		
128	GPIOE07		IRTX		DCD2		SIOCF3.IREN		
123	<u>TPM_PP</u>	МЧТ	IOPA6	MGT			TPM Firmware controlled		
- 	1. V _{SB} strap input. Reserved for National use.	leserved for	National use.						

2. V_{DD} strap input. Reserved for National use.

1.0 Signal/Pin Connection and Description (Continued)

1.4 DETAILED SIGNAL/PIN DESCRIPTIONS

This section describes all signals of the PC8374T device. The signals are organized by functional group.

1.4.1 LPC Interface

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
LAD3-0	57, 59, 61-62	I/O	IN _{PCI} /O _{PCI}	V _{DD3}	LPC Address-Data. Multiplexed command, address bi-directional data and cycle status.
PCI_CLK	55	I	IN _{PCI}	V _{DD3}	LPC Clock. PCI clock used for the LPC bus (up to 33 MHz).
LFRAME	56	I	IN _{PCI}	V _{DD3}	LPC Frame. Low pulse indicates the beginning of a new LPC cycle or termination of a broken cycle.
LDRQ	54	0	O _{PCI}	V _{DD3}	LPC DMA Request. Encoded DMA request for LPC interface.
PCI_RESET	63	I	IN _{PCI}	V _{DD3}	LPC Reset. PCI system reset used for the LPC bus (Hardware Reset).
SER_IRQ	53	I/O	IN _{PCI} /O _{PCI}	V_{DD3}	Serial IRQ. The interrupt requests are serialized over a single pin, where each IRQ level is delivered during a designated time slot.
SMI	52	0	OD ₆	V _{DD3}	System Management Interrupt. Active (low) level indicates that an SMI occurred. External pull-up resistor to V_{DD3} is required.

1.4.2 Serial Port 1 and Serial Port 2 (UART1 and UART2)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
CTS1	28	I	IN _{TS}	V _{DD3}	Clear to Send. When low, indicates that the modem or other data
CTS2	124 or 126	I	IN _{TS}	V _{DD3}	transfer device is ready to exchange data.
DCD1	23	Ι	IN _{TS}	V _{DD3}	Data Carrier Detected. When low, indicates that the modem or
DCD2	126 or 128	Ι	IN _{TS}	V _{DD3}	other data transfer device has detected the data carrier.
DSR1	24	Ι	IN _{TS}	V _{DD3}	Data Set Ready. When low, indicates that the data transfer
DSR2	121 or 124	I	IN _{TS}	V _{DD3}	device, e.g., modem, is ready to establish a communications link.
DTR_BOUT1	30	0	O _{4/8}	V _{DD3}	Data Terminal Ready. When low, indicates to the modem or
DTR_BOUT2	125 or 127	0	O _{4/8}	V _{DD3}	other data transfer device that the corresponding UART is ready to establish a communications link. After a system reset, these pins provide the DTR function and set these signals to inactive high. Baud Output. Provides the associated serial channel baud rate generator output signal if test mode is selected, i.e., bit 7 of EXCR1 register is set.
RI1	32	I	IN _{TS}	V _{DD3}	Ring Indicator. When low, indicates that a telephone ring signal
RI2	118 or 119	I	IN _{TS}	V _{DD3}	was received by the modem. These pins are monitored during V_{DD} power-off for wake-up event detection.
RTS1	26	0	O _{4/8}	V _{DD3}	Request to Send. When low, indicates to the modem or other
RTS2	122 or 125	0	O _{4/8}	V _{DD3}	data transfer device that the corresponding UART device is ready to exchange data. A system reset sets these signals to inactive high.
SIN1	25	Ι	IN _{TS}	V _{DD3}	Serial Input. Receives composite serial data from the
SIN2	119 or 121	Ι	IN _{TS}	V _{DD3}	communications link (peripheral device, modem or other data transfer device).

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
SOUT1	27	0	O _{4/8}	000	Serial Output. Sends composite serial data to the
SOUT2	120 or 122	0	O _{4/8}		communications link (peripheral device, modem or other data transfer device). These signals are set active high after a system reset.

1.4.3 InfraRed Port

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
IRRX	127 or 120	Ι	IN _{TS}	V _{DD3}	InfraRed Receive. InfraRed serial input data.
IRTX	128 or 118	0	O _{6/12}	V _{DD3}	InfraRed Transmit. InfraRed serial output data.

1.4.4 Parallel Port

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
ACK	36	I	IN _T	V _{DD3}	Acknowledge. Pulsed low by the printer to indicate that it has received data from the parallel port.
AFD_DSTRB	50	0	OD ₁₄ , O _{14/14}	V _{DD3}	AFD - Automatic Feed. When low, instructs the printer to automatically feed a line after printing each line. This pin is in TRI-STATE after a 0 is loaded into the corresponding control register bit. An external 4.7 K Ω pull-up resistor must be connected to this pin. DSTRB - Data Strobe (EPP). Active low; used in EPP mode to denote a data cycle. When the cycle is aborted, DSTRB becomes inactive (high).
BUSY_WAIT	35	I	IN _T	V _{DD3}	Busy. Set high by the printer when it cannot accept another character.Wait. In EPP mode, the parallel port device uses this active low signal to extend its access cycle.
ERR	45	Ι	IN _T	V _{DD3}	Error. Set active low by the printer when it detects an error.
INIT	48	0	OD ₁₄ , O _{14/14}	V _{DD3}	Initialize. When low, initializes the printer. This signal is in TRI-STATE after a 1 is loaded into the corresponding control register bit. An external 4.7 K Ω pull-up resistor must be connected to this pin.
PD7-0	37-44	I/O	IN _T /O _{14/14}	V _{DD3}	Parallel Port Data. Transfers data to and from the peripheral data bus and the appropriate parallel port data register. These signals have a high current drive capability.
PE	34	I	IN _T	V _{DD3}	Paper End. Set high by the printer when it is out of paper. This pin has an internal weak pull-up or pull-down resistor.
SLCT	33	I	IN _T	V _{DD3}	Select. Set active high by the printer when the printer is selected.
SLIN_ASTRB	47	0	OD ₁₄ , O _{14/14}	V _{DD3}	SLIN - Select Input. When low, selects the printer. This signal is in TRI-STATE after a 0 is loaded into the corresponding control register bit. An external 4.7 K Ω pull-up resistor must be connected to this pin. ASTRB - Address Strobe (EPP). Active low, used in EPP mode to denote an address cycle. When the cycle is aborted, ASTRB becomes inactive (high).

1.0 Signal/Pin Connection and Description (Continued)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
STB_WRITE	51	0	OD ₁₄ , O _{14/14}		$\overline{\text{STB}}$ - Data Strobe. When low, Indicates to the printer that valid data is available at the printer port. This signal is in TRI-STATE after a 0 is loaded into the corresponding control register bit. An external 4.7 K Ω pull-up resistor must be connected to this pin.
					WRITE - Write Strobe. Active low, used in EPP mode to denote an address or data write cycle. When the cycle is aborted, WRITE becomes inactive (high).

1.4.5 Floppy Disk Controller (FDC)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
DENSEL	22	0	OD ₁₂ O _{6/12}	V _{DD3}	Density Select. Indicates that a high FDC density data rate (500 Kbps, 1 Mbps or 2 Mbps) or a low density data rate (250 or 300 Kbps) is selected.
DIR	17	0	OD ₁₂ O _{6/12}	V _{DD3}	Direction. Determines the direction of the Floppy Disk Drive (FDD) head movement (active = step in; inactive = step out) during a seek operation.
DR0	18	0	OD ₁₂ O _{6/12}	V _{DD3}	Drive Select. Active low signal controlled by bit 0 of the Digital Output Register (DOR).
DRATE0	21	0	OD ₁₂ O _{6/12}	V _{DD3}	Data Rate. Reflects the value of bit 0 of either Configuration Control Register (CCR) or Data Rate Select Register (DSR), whichever was written to last.
DSKCHG	9	I	IN _{TS}	V _{DD3}	Disk Change. Indicates that the drive door was opened.
HDSEL	10	0	OD ₁₂ O _{6/12}	V _{DD3}	Head Select. Selects which side of the FDD is accessed. Active (low) selects side 1; inactive selects side 0.
INDEX	20	I	IN _{TS}	V _{DD3}	Index. Indicates the beginning of an FDD track.
MTR0	19	0	OD ₁₂ O _{6/12}	V _{DD3}	Motor Select. Active low motor enable signal for drive 0, controlled by bit D4 of the Digital Output Register (DOR).
RDATA	11	Ι	IN _{TS}	V _{DD3}	Read Data. Raw serial input data stream read from the FDD.
STEP	16	0	OD ₁₂ O _{6/12}	V _{DD3}	Step. Issues pulses to the disk drive at a software programmable rate to move the head during a seek operation.
TRK0	13	Ι	IN _{TS}	V _{DD3}	Track 0. Indicates to the controller that the head of the selected floppy disk drive is at track 0.
WDATA	15	0	OD ₁₂ O _{6/12}	V _{DD3}	Write Data. Carries out the pre-compensated serial data that is written to the FDD. Pre-compensation is software selectable.
WGATE	14	0	OD ₁₂ O _{6/12}	V _{DD3}	Write Gate. Enables the write circuitry of the selected FDD. WGATE is designed to prevent glitches during power-up and power-down. This prevents writing to the disk when power is cycled.
WP	12	Ι	IN _{TS}	V _{DD3}	Write Protected. Indicates that the disk in the selected drive is write protected.

PC8374T

1.4.6 Keyboard and Mouse Controller (KBC)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
KBCLK	3	I/O	IN _{TS} /OD ₁₄	V _{DD3}	Keyboard Clock. Keyboard clock signal. External pull-up resistor is required for PS/2 compliance. This pin is monitored during V_{DD3} power-off for wake-up event detection.
KBDAT	4	I/O	IN _{TS} /OD ₁₄	V _{DD3}	Keyboard Data. Keyboard data signal. External pull-up resistor is required for PS/2 compliance. This pin is monitored during V_{DD3} power-off for wake-up event detection.
MCLK	1	I/O	IN _{TS} /OD ₁₄	V _{DD3}	Mouse Clock. Mouse clock signal. External pull-up resistor is required for PS/2 compliance. This pin is monitored during V_{DD3} power-off for wake-up event detection.
MDAT	2	I/O	IN _{TS} /OD ₁₄	V _{DD3}	Mouse Data. Mouse data signal. External pull-up resistor is required for PS/2 compliance. This pin is monitored during V_{DD3} power-off for wake-up event detection.
KBRST	7	I/O	IN _T /OD ₈ , O _{4/8}	V _{DD3}	KBD Reset. Keyboard reset (P20) quasi-bidirectional output.
GA20	5	I/O	IN _T /OD ₈ , O _{4/8}	V _{DD3}	Gate A20. KBC gate A20 (P21) quasi-bidirectional output.

1.4.7 General-Purpose I/O (GPIO)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
GPIOE00	103		IN _{TS} / OD ₈ , O _{4/8}	^{V SB3} independently as input or I/O, with or without static pu	General-Purpose I/O Ports. Each pin is configured independently as input or I/O, with or without static pull-up (and some also with or without static pull-down) and with either open
	118	IN _{TS} / OD ₁₂ , O _{6/12}	V _{DD3}	drain or push-pull output type. These pins have event detection capability to generate a wake-up event or an interrupt. Note: If GPIOE12 is configured (on pin 74) make sure	
GPIOE01-06	104-106, 108-109, 111		IN _{TS} / OD ₈ , O _{4/8} V _{DD3}	V _{SB3}	that the pin's default function does not interfere with the circuit connected to the GPIO. Failure to do so may result in irreversible damage to the chip.
	119-121, 124, 126-127	, OD ₈ , O _{4/8}		V _{DD3}	
GPIOE07	112				
	128		IN _{TS} / OD ₁₂ , O _{6/12}	V _{DD3}	
GPIOE10-13	116, 114, 115, 113		IN _{TS2} / OD ₆ , O _{3/6}		
GPIOE12-13	74-75		IN _{TS} /		
GPIOE14, GPIOE16-17	101, 100, 80		OD ₈ , O _{4/8}	V _{SB3}	
GPIO15	91		IN _{TS} / OD ₈ , O _{4/8}		General-Purpose I/O Port. This pin is configured independently as input or I/O with or without static pull-up and with either open-drain or push-pull output type.
GPO11	117		OD ₈ , O _{4/8}		General-Purpose Output Port. This pin is configured
GPO12-13	122, 125	0		V _{DD3}	independently as output, with or without static pull-up and with either open-drain or push-pull output type.

1.0 Signal/Pin Connection and Description (Continued)

1.4.8 Health Management (HM)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
SWD	103	I/O	IN _{SM} /OD ₆	V _{SB3}	SensorPath[™] Data. Bidirectional, SensorPath Data interface signal to LMxx sensor device(s). An internal pull-up for this pin is optional.
HMSCL	88	I/O	IN _{SM} /OD ₆	V _{SB3}	Health Management SMBus Serial Clock. Serial clock signal. External pull-up resistor is required.
HMSDA	90	I/O	IN _{SM} /OD ₆	V _{SB3}	Health Management SMBus Serial Data. Serial data signal. External pull-up resistor is required.
FANTACH1-4	111-112, 104-105	I	IN _{TS}	V _{DD3}	Fan Inputs. Used to feed the fan's tachometer pulse to the Fan Speed Monitor.
FANPWM1-3	106, 108-109	0	OD ₁₂ ,O _{6/12}	V _{DD3}	Fan Outputs. Pulse Width Modulation (PWM) signals, used to control the speed of cooling fans by controlling the voltage supplied to the fan motors.

1.4.9 Trusted Platform Module (TPM)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
TPM_PP	123	I	IN _{TS}	V_{SB3}	Physical Presence Input. Indicates owner's physical presence.
IOPA0, IOPA1, IOPA6	101, 91, 123	I/O	IN _{TS} / OD ₈ , O _{4/8}	000	General-Purpose I/O Ports. Each pin is configured independently as input or I/O, with or without static pull-up and with either open-drain or push-pull output type. These pins have event detection capability to generate a wake-up event or an interrupt.

1.4.10 System Wake-Up Control (SWC)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
GPIOE00-07	103-106, 108-109, 111-112		IN _{TS}	V _{SB3}	Wake-Up Inputs. Generates a wake-up event. These pins have programmable debouncing. When the pin is not used, the internal pull-up resistor must be enabled to allow the pin
	118-121, 124, 126-128	1	in 18	V _{DD3}	to be left not connected.
GPIOE10-13	116, 114, 115, 113	I	IN _{TS2}		
GPIOE12-13	74-75			V _{SB3}	
GPIOE14, GPIOE16-17	101, 100, 80		IN _{TS}		
<u>RI1</u> RI2	32, 118 or 119	I	IN _{TS}	V _{SB3}	Ring Indicator Wake-Up. When low, generates a wake-up event, indicating that a telephone ring signal was received by the modem.
KBCLK	3	Ι	IN _{TS}	V _{SB3}	Keyboard Clock Wake-Up. Generates a wake-up event when a specific keyboard sequence is detected.
KBDAT	4	I	IN _{TS}	V _{SB3}	Keyboard Data Wake-Up. Generates a wake-up event when a specific keyboard sequence is detected.
MCLK	1	I	IN _{TS}	V _{SB3}	Mouse Clock Wake-Up. Generates a wake-up event when a specific mouse action is detected.

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description	
MDAT	2	I	IN _{TS}	V _{SB3}	Mouse Data Wake-Up. Generates a wake-up event when a specific mouse action is detected.	
SIOPME	99	0	OD ₈ , O _{4/8}	V _{SB3}	Power Management Event (SCI). Active level indicates that wake-up event occurred, causing the system to exit its currer sleep state. This signal has programmable polarity (default i active low).	
<u>SLP_S3,</u> SLP_S5	85, 86	I	IN _{TS4}	V _{SB3}	Sleep States 3 to 5. Active (low) level indicates the system is in one of the sleep states S3 or S5. These signals are generated by an external ACPI controller.	
YLW_LED, GRN_LED	95, 94	0	OD ₂₄	V _{SB3}	Power LEDs. Yellow and green LED drivers. Each indicates the Main power status or blinks under software control.	

1.4.11 Clocks

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
CLOCKI32	91	Ι	IN _{TS}	V_{SB3}	Low-Frequency Clock Input. 32.768 KHz clock for the TPM timing.
CLOCKI14	65	Ι	IN _{TS}		High-Frequency Clock Input. 14.31818 MHz clock for the on- chip, 48 MHz Clock Generator (for the Legacy modules).

1.4.12 Glue Functions

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
REF5V	70	0	AO	V _{SB3}	$\begin{array}{llllllllllllllllllllllllllllllllllll$
REF5V_STBY	72	0	AO	V _{SB3}	Standby Highest Active Supply, Reference Output. Reference voltage equal to the highest voltage between V_{SB5} and V_{SB3} . External pull-up resistor to V_{SB5} is required.
PS_ON	81	0	OD ₆	V _{SB3}	$\begin{array}{l} \mbox{Main Power Supply On/Off Control.} \ \mbox{Active (low) level turns} \\ \mbox{the main power supply (V_{DD}) on.} \ \mbox{External pull-up resistor to} \\ \mbox{V}_{SB5} \ \mbox{is required.} \end{array}$
PWRGD_PS	82	I	IN _{TS4}	V _{SB3}	Power Good Signal from the Power Supply. Active level indicates the Main power supply voltage is valid.
PWRGD_3V	84	0	O _{3/6}	V _{SB3}	Power Good Output. Active level indicates: Main supply voltage is valid and the system is in a higher than S3 sleep state.
CPU_PRESENT	83	I	IN _{TS4}	V _{SB3}	CPU Present. Active (low) level indicates a processor is currently plugged in.
BKFD_CUT	77	0	OD ₆	V _{SB3}	Backfeed-Cut Control. Power distribution control (when switching between main and standby regulators) for system transition into and out of the S3 sleep state. External pull-up resistor to V_{SB5} is required.
LATCHED_BF_ CUT	79	0	O _{14/14}	V _{SB3}	Latched Backfeed-Cut. Power distribution control (when switching between main and standby regulators) for system transition into and out of the S5 sleep state.
VSB5	71	I	AI	V _{SB3}	Standby 5V Power Supply. Used for Resume Reset generation (Range: 0-5.5V, Backdrive protected).
RSMRST	92	0	O _{3/6}	V _{SB3}	Resume Reset. Power-Up reset signal based on the V_{SB5} supply voltage.

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description			
PRIMARY_HD	67	I	IN _{TS4}	V _{DD3}	Primary Drive. Active (low) level indicates that the primary IDE drive is active.			
SECONDARY_HD	68	I	IN _{TS4}	V _{DD3}	Secondary Drive. Active (low) level indicates that the secondary IDE drive is active.			
SCSI	69	Ι	IN _{TS4}	V _{DD3}	SCSI Drive. Active (low) level indicates that the SCSI drive is active.			
HD_LED	66	0	OD ₁₂	V _{DD3}	Hard Drive LED. Red LED driver. When low, indicates that at least one drive is active.			
CC_DDCSCL	113	I/O	SW _{SM}	V _{SB3}	Chipset Cluster (2.5V or 3.3V) Level DDC Serial Clock. SMBus serial clock signal with 2.5V or 3.3V logic levels for Data Display Channel (DDC) interface. External pull-up resistor to V_{DD3} or 2.5V is required.			
5V_DDCSCL	114	I/O	SW _{SM}	V _{SB3}	5V Level DDC Serial Clock. SMBus serial clock signal with 5V logic levels for VGA monitor interface. External pull-up resistor to V_{DD5} is required.			
CC_DDCSDA	115	I/O	SW _{SM}	V _{SB3}	Chipset Cluster (2.5V or 3.3V) Level DDC Serial Data. SMBus serial data signal with 2.5V or 3.3V logic levels for DDC interface. External pull-up resistor to V_{DD3} or 2.5V is required.			
5V_DDCSDA	116	I/O	SW _{SM}	V _{SB3}	5V Level DDC Serial Data. SMBus serial data signal with 5V logic levels for VGA monitor interface. External pull-up resistor to V_{DD5} is required.			
SMB1_SCL	87	I/O	SW _{SM}	V _{SB3}	Bus 1 Serial Clock. Serial clock signal of SMBus 1 (3.3V logic levels). External pull-up resistor to the 3.3V supply is required.			
SMB2_SCL	88	I/O	SW _{SM}	V _{SB3}	Bus 2 Serial Clock. Serial clock signal of SMBus 2 (3.3V logic levels). External pull-up resistor to the 3.3V supply is required.			
SMB1_SDA	89	I/O	SW _{SM}	V _{SB3}	Bus 1 Serial Data. Serial data signal of SMBus 1 (3.3V logic levels). External pull-up resistor to the 3.3V supply is required.			
SMB2_SDA	90	I/O	SW _{SM}	V _{SB3}	Bus 2 Serial Data. Serial data signal of SMBus 2 (3.3V logic levels). External pull-up resistor to the 3.3V supply is required.			
PCIRST_OUT	73	0	O _{14/14}	V _{SB3}				
PCIRST_OUT2	74	0	O _{14/14}	V _{SB3}	PCI Reset Output 2. PCI system reset (same behavior as PCIRST_OUT above).			
IDE_RSTDRV	64	0	OD ₆	V _{DD3}	IDE Reset Output. IDE drive reset. $\overline{\text{IDE}_{RSTDRV}}$ is a buffered copy of PCI_RESET when V _{DD3} is on, and it is floating when V _{DD3} is off.			

1.4.13 Configuration Straps and Testing

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
BADDR	30	I	IN _{TS}	V _{DD3}	Base Address. Sampled at V_{DD} Power-Up reset to determine the base address of the configuration Index-Data register pair, as follows: – No pull-down resistor (default) - 2Eh-2Fh – 10 K Ω^1 external pull-down resistor - 4Eh-4Fh The external pull-down resistor must be connected to V _{SS} .
VsbStrap1	117	I	IN _{TS}	V _{SB3}	Vsb Strap 1. Reserved strap input function for National use.
VddStrap1	122	I	IN _{TS}	V _{DD3}	Vdd Strap 1. Reserved strap input function for National use.
VddStrap2	125	I	IN _{TS}	V _{DD3}	Vdd Strap 2. General-Purpose strap input function.
TRIS	26	1	IN _{TS}	V _{DD3}	TRI-STATE Device. Sampled at V_{DD} Power-Up reset to force the device to float all its output and I/O pins, as follows: – No pull-down resistor (default) – normal pin operation – 10 K Ω^1 external pull-down resistor - floating device pins The external pull-down resistor must be connected to V _{SS} . When TRIS is set to 0 (by an external pull-down resistor), TEST must be 1 (left unconnected).
TEST	27	Ι	IN _{TS}	V _{DD3}	XOR Tree Test Mode. Sampled at V_{DD} Power-Up reset to force the device pins into a XOR tree configuration, as follows: – No pull-down resistor (default) – normal device operation – 10 K Ω^1 external pull-down resistor – pins configured as XOR tree. When TEST is set to 0 (by an external pull-down resistor), TRIS must be 1 (left unconnected).
XOR_OUT	30	0	O _{4/8}	V _{DD3}	XOR Tree Output. All the device pins (except power type and analog type pins) are internally connected in a XOR tree structure.

 Because the strap function is multiplexed with the Serial Port pins, a CMOS transceiver device is recommended for Serial Port functionality; in this case, the value of the external pull-down resistor is 10 KΩ. If, however, a TTL transceiver device is used, the value of the external pull-down resistor must be 470Ω, and since the Serial Port pins are not able to drive this load, the external pull-down resistor must be disconnected t_{EPLV} after V_{DD3} power-up (see "VDD Power-Up Reset" on page 30).

1.4.14 Power and Ground

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
V _{SS}	8, 29, 46, 58, 78, 96, 110	Ι	GND		Ground. Ground connection for both core logic and I/O buffers, for the Main, Standby and Battery power supplies.
V _{DD3}	6, 31, 49, 60	Ι	PWR		Main 3.3V Power Supply. Powers the I/O buffers of the legacy peripherals and the LPC interface.
V _{SB3}	76, 93, 107	Ι	PWR		Standby 3.3V Power Supply. Powers the I/O buffers of the GPIO ports, SWC, Glue Functions, TPM Health Management and the on-chip Core power converter.
V _{CORF}	97	I/O	PWR		On-Chip Core Power Converter Filter. On-chip Core power converter output. An external 1 μ F ceramic filter capacitor must be connected between this pin and V _{SS} .
V _{CORF2}	102	I/O	PWR		On-Chip Core Power Converter Filter. On-chip Core power converter output. An external 1 μ F ceramic filter capacitor must be connected between this pin and V _{SS} .

I.0 Signa	al/Pin Con	necti	ion and De	escript	ion (Continued)
Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
V _{BAT}	98	I	IN _{ULR}		Battery Power Supply. When V_{SB3} is off, this supply provides battery back-up to some of the SWC registers. When the functions powered by V_{BAT} are not used, the V_{BAT} pin must be connected to V_{SB3} .
					The pin is connected to the internal logic through a series resistor and diode for UL-compliant protection.
V _{SB5}	71	I	PWR		Standby 5V Power Supply. Used for Resume Reset generation in the Glue Logic.

1.5 INTERNAL PULL-UP AND PULL-DOWN RESISTORS

The signals listed in Table 3 have internal pull-up (PU) and/or pull-down (PD) resistors. The internal resistors are optional for those signals indicated as "Programmable". See Section 2.3 on page 27 for the values of each resistor type.

Signal	Pin(s)	Power Well	Туре	Comments
	Health Mar	nagement (H	HM)	
SWD	103	V _{SB}	PU _{1K25}	Programmable ¹
	Para	allel Port		I
ACK	36	V _{DD3}	PU ₂₂₀	
AFD_DSTRB	50	V _{DD3}	PU ₄₄₀	
BUSY_WAIT	35	V _{DD3}	PD ₁₂₀	
ERR	45	V _{DD3}	PU ₂₂₀	
INIT	48	V _{DD3}	PU ₄₄₀	
PE	34	V _{DD3}	PU ₂₂₀ /PD ₁₂₀	Programmable
SLCT	33	V _{DD3}	PD ₁₂₀	
SLIN_ASTRB	47	V _{DD3}	PU ₄₄₀	
STB_WRITE	51	V _{DD3}	PU ₄₄₀	
	Keyboard and Mo	ouse Controll	ler (KBC)	
KBRST	7	V _{DD3}	PU ₃₀	
GA20	5	V _{DD3}	PU ₃₀	
	System Wake	-Up Control (SWC)	
SIOPME	99	V _{SB3}	PU ₃₀	Programmable ²
	General-Purpose In	put/Output (0	GPIO) Ports	
GPIOE00	103	V _{SB}	PU _{1K25}	Programmable ³
	118	V _{DD3}	PU ₃₀ /PD ₃₀	Programmable ⁴
GPIOE01-06	104-106, 108-109, 111	V _{SB3}	PU ₃₀	
	119-121, 124, 126-127	V _{DD3}		Programmable ¹
GPIOE07	112	V _{SB3}	PU ₃₀	Programmable ⁵
	128	V _{DD3}	PU ₃₀ /PD ₃₀	Programmable ⁴
GPIOE10-11	116, 114	V _{SB3}	PU ₃₀	Programmable ⁶
GPIOE12	115	V _{SB3}	PU ₃₀	Programmable ⁶
	74			-
GPIOE13	113	V _{SB3}	PU ₃₀	Programmable ⁶
	75		PU ₉₀	Programmable ¹
GPIOE14	101	V _{SB3}	PU ₃₀ /PD ₃₀	Programmable ⁴
GPIO15, GPIOE16	91, 100	V _{SB3}	PU ₃₀	Programmable ⁵
GPIOE17	80	V _{SB3}	PU ₃₀	Programmable ¹

Table 3. Internal Pull-Up and Pull-Down Resistors

1.0 Signal/Pin Connection and Description (Continued)

Table 3. Internal Pull-Up and Pull-Down Resistors (Continued)

Signal	Pin(s)	Power Well	Туре	Comments
GPO11	117	V _{SB3}	PU ₃₀	Programmable ¹
GPO12-13	122, 125	V _{DD3}	PU ₃₀	Programmable ¹
	Glue	Functions		
PWRGD_PS	82	V _{SB3}	PU ₉₀	
CPU_PRESENT	83	V_{SB3}	PU ₉₀	
PRIMARY_HD	67	V _{DD3}	PU ₉₀	
SECONDARY_HD	68	V _{DD3}	PU ₉₀	
SCSI	69	V _{DD3}	PU ₉₀	
	Trusted Platf	orm Module (TPM)	
TPM_PP	123	V_{SB3}	PD ₃₀	Programmable ⁷
IOPA6	123	V _{SB3}	PU ₃₀ /PD ₃₀	Programmable ⁸
IOPA0, IOPA1	101, 91	V _{SB3}	PU ₃₀	Programmable ⁸
	Strap C	Configuration		
BADDR	30	V _{DD3}	PU ₃₀	Strap ⁹
TRIS	26	V _{DD3}	PU ₃₀	Strap ⁹
TEST	27	V _{DD3}	PU ₃₀	Strap ⁹
VsbStrap1	117	V _{SB3}	PU ₃₀	Strap ¹⁰
VddStrap1	122	V _{DD3}	PU ₃₀	Strap ⁹
VddStrap2	125	V _{DD3}	PU ₃₀	Strap ⁹

1. Default at reset: enabled.

2. Enabled only when the OD_6 buffer type is selected (OD_6 is the default at reset). 3. Alternate function at reset: enabled.

4. Default at reset: PD enabled.

5. Default at reset: disabled.

6. Alternate function at reset: disabled.

7. Controlled by TPM. Default at reset: enabled.

Controlled by TPM. Default at reset: disabled.
Active only during V_{DD} Power-Up reset.
Active only during V_{SB} Power-Up reset.

2.0 Device Characteristics

GENERAL DC ELECTRICAL CHARACTERISTICS 2.1

2.1.1 Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Мах	Unit
V _{DD3}	Main 3V Supply Voltage	3.0	3.3	3.6	V
V _{SB3}	Standby 3V Supply Voltage	3.0	3.3	3.6	V
V _{BAT}	Battery Backup Supply Voltage	2.4	3.0	3.6	V
T _A	Operating Temperature	0		+70	°C

2.1.2 Absolute Maximum Ratings

Absolute maximum ratings are values beyond which damage to the device may occur. Unless otherwise specified, all voltages are relative to ground (V_{SS}).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{SUP}	Supply Voltage ¹		-0.5	+4.1	V
V		All other pins	-0.5	5.5	V
V _I Input Voltage	LAD3-0, LFRAME, SERIRQ	-0.5	V _{DD3} + 0.5	V	
M	V _O Output Voltage	All other pins	-0.5	5.5	V
vo		LAD3-0, LDRQ, SERIRQ	-0.5	V _{DD3} + 0.5	V
Т _{STG}	Storage Temperature		-65	+165	°C
PD	Power Dissipation			1	W
ΤL	Lead Temperature Soldering (10 s)			+260	°C
	ESD Tolerance	C _{ZAP} = 100 pF R _{ZAP} = 1.5 KΩ ²	2000		V

V_{SUP} is V_{DD3}, V_{SB3}.
Value based on test complying with RAI-5-048-RA human body model ESD testing.

2.1.3 Capacitance

Symbol	Parameter	Conditions	Min ²	Typ ¹	Max ²	Unit
C _{IN}	Input Pin Capacitance			4	5	pF
C _{INC}	LPC Clock Input Capacitance	PCI_CLK	5	8	12	pF
C _{PCI}	LPC Pin Capacitance	LAD3-0, <u>LFRAME, PCI_RESET,</u> SERIRQ, LDRQ		8	10	pF
C _{IO}	I/O Pin Capacitance			8	10	pF
Co	Output Pin Capacitance			6	8	pF

1. $T_A = 25^{\circ}C$; f = 1 MHz.

2. Not tested. Guaranteed by characterization.

2.0 Device Characteristics (Continued)

2.1.4 Power Consumption under Recommended Operating Conditions

Symbol	Parameter	Conditions ¹	Тур	Max ²	Unit
I _{DD3}	V _{DD3} Average Supply Current	V_{IL} = 0.5V, V_{IH} = 2.4V, No Load	14	20	mA
I _{DD3LP}	V _{DD3} Quiescent Supply Current in Low Power Mode ³	$V_{IL} = V_{SS}, V_{IH} = V_{DD3}$, No Load	0.5	0.8	mA
I _{SB3}	V _{SB3} Average Supply Current	V_{IL} = 0.5V, V_{IH} = 2.4V, No Load	25	100	mA
I _{SB3LP}	V _{SB3} Quiescent Supply Current in Low Power Mode ³	$V_{IL} = V_{SS}, V_{IH} = V_{SB3}$, No Load	5	TBD	mA
I _{BAT}	V _{BAT} Battery Supply Current	V_{DD3} , $V_{SB3} = 0V$, $V_{BAT} = 3V$	0.4	0.9	μA

1. All parameters specified for 0°C \leq T_A \leq 70°C; V_{DD3} and V_{SB3} = 3.3V \pm 10% unless otherwise specified.

2. Not tested. Guaranteed by characterization.

3. All the modules disabled; no LPC bus activity.

2.1.5 Voltage Thresholds

Symbol	Parameter ¹	Min ²	Тур	Max ²	Unit
V _{DD3ON}	V _{DD3} Detected as Power-on	2.3	2.6	2.9	V
V _{DD3OFF}	V _{DD3} Detected as Power-off	2.1	2.5	2.8	V
V _{SB3ON}	V _{SB3} Detected as Power-on	2.3	2.6	2.9	V
V _{SB3OFF}	V _{SB3} Detected as Power-off	2.1	2.5	2.8	V
V _{PPSW}	V_{PP} Switching between V_{SB3} and V_{BAT}	2.0	2.3	2.6	V
V _{BATLOW}	V _{BAT} Detected as "Low"			2.3	V

1. All parameters specified for $0^\circ C \leq T_A \leq 70^\circ C.$

2. Not tested. Guaranteed by characterization.

2.2 DC CHARACTERISTICS OF PINS, BY I/O BUFFER TYPES

The following tables summarize the DC characteristics of all device pins described in Section 1.2 on page 7. The characteristics describe the general I/O buffer types defined in Table 1 on page 7. For exceptions, refer to Section 2.2.13 on page 26. The DC characteristics of the LPC interface meet the *PCI Local Bus Specification (Rev 2.2 December 18, 1998)* for 3.3V DC signaling.

2.2.1 Input, TTL Compatible

Symbol: IN_T

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IH}	Input High Voltage		2.0	5.5 ¹	V
V _{IL}	Input Low Voltage		-0.5 ¹	0.8	V
ا _{ال} 2	Input Leakage Current	$0 < V_{IN} < V_{SUP}^3$		±1	μ A

1. Not tested. Guaranteed by design.

2. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.

3. V_{SUP} is V_{DD3} or V_{SB3} according to the input power well.

2.2.2 Input, TTL Compatible, with Schmitt Trigger

 $\textbf{Symbol:} \ \mathsf{IN}_{\mathsf{TS}}$

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{IH}	Input High Voltage		2.0	5.5 ¹	V
V _{IL}	Input Low Voltage		-0.5 ¹	0.8	V
V _{HY}	Input Hysteresis		250 ²		mV
ا _{ال} 3	Input Leakage Current	$0 < V_{IN} < V_{SUP}^4$		±1	μA

1. Not tested. Guaranteed by design.

2. Not tested. Guaranteed by characterization.

3. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.

4. V_{SUP} is V_{DD3} or V_{SB3} according to the input power well.

2.2.3 Input, TTL Compatible, with 200 mV Schmitt Trigger

Symbol: IN_{TS2}

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{IH}	Input High Voltage		2.0	5.5 ¹	V
V _{IL}	Input Low Voltage		-0.5 ¹	0.8	V
V _{HY}	Input Hysteresis		200 ²		mV
ا _{ال} 3	Input Leakage Current	$0 < V_{IN} < V_{SUP}^4$		±1	μA

1. Not tested. Guaranteed by design.

2. Not tested. Guaranteed by characterization.

3. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.

4. V_{SUP} is V_{DD3} or V_{SB3} according to the input power well.

2.2.4 Input, TTL Compatible, with 400 mV Schmitt Trigger

Symbo	l:	IN _{TS4}
-------	----	-------------------

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{IH}	Input High Voltage		2.0	5.5 ¹	V
V _{IL}	Input Low Voltage		-0.5 ¹	0.8	V
V _{HY}	Input Hysteresis		400 ²		mV
ا _{ال} 3	Input Leakage Current	$0 < V_{IN} < V_{SUP}^4$		±1	μ A

1. Not tested. Guaranteed by design.

2. Not tested. Guaranteed by characterization.

3. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.

4. V_{SUP} is V_{DD3} or V_{SB3} according to the input power well.

2.2.5 Input, PCI 3.3V Compatible

Symbol: IN_{PCI}

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{IH}	Input High Voltage		0.5 V _{DD}	$V_{DD} + 0.5^{1}$	V
V _{IL}	Input Low Voltage		-0.5 ¹	0.3 V _{DD}	V
ا _{ال} 2	Input Leakage Current	$0 < V_{IN} < V_{DD3}$		±1	μA

1. Not tested. Guaranteed by design.

2. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.

2.2.6 Input, SMBus Compatible

Symbol: IN_{SM}

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{IH}	Input High Voltage		1.4	5.5 ¹	V
V _{IL}	Input Low Voltage		-0.5 ¹	0.8	V
I _{IL} ²	Input Leakage Current	$0 < V_{IN} < V_{SB}$		±1	μA

1. Not tested. Guaranteed by design.

2. Input leakage current includes the output leakage of the bidirectional buffers with TRI-STATE outputs.

2.2.7 Analog Input

Symbol: Al

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{IR}	Input Voltage Range		0	5.5 ¹	V
IIL	Input Leakage Current	$V_{IN} = V_{IR}$		300	μA

1. Not tested. Guaranteed by characterization.

2.2.8 Output, TTL/CMOS Compatible, Push-Pull Buffer

Symbol: O_{p/n}

Output, TTL/CMOS Compatible, rail-to-rail push-pull buffer that is capable of sourcing *p* mA and sinking *n* mA

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OH}	Output High Voltage	I _{OH} = − <i>p</i> mA	2.4		V
		I _{OH} = -50 μA	$V_{SUP} - 0.2^1$		V
V _{OL}	Output Low Voltage	$I_{OL} = n mA$		0.4	V
		I _{OL} = 50 μA		0.2	V

1. V_{SUP} is V_{DD3} or V_{SB3} according to the output power well.

2.2.9 Output, TTL/CMOS Compatible, Open-Drain Buffer

Symbol: OD_n

Output, TTL/CMOS-compatible open-drain output buffer capable of sinking *n* mA. Output from these signals is opendrain and is never forced high.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output Low Voltage	$I_{OL} = n mA$		0.4	V
		I _{OL} = 50 μA		0.2	V

2.2.10 Output, PCI 3.3V Compatible

Symbol: O_{PCI}

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{OH}	Output High Voltage	$I_{out} = -500 \ \mu A$	0.9 V _{DD3}		V
V _{OL}	Output Low Voltage	l _{out} = 1500 μA		0.1 V _{DD3}	V

2.2.11 Analog Output

Symbol: AO

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OR}	Output Voltage Range		0	5.5 ¹	V
V _{OD}	Output Drive Voltage	$I_{out} = -3.6 \text{ mA}$	V_{SUP}^2 – 150 mV		
I _{OL}	Output Leakage Current	$V_{OUT} = V_{OR}, V_{SUP} < V_{OUT}$		20	μA

1. Not tested. Guaranteed by characterization.

2. V_{SUP} is $V_{DD3} \mbox{ or } V_{SB3}$ according to the pin power well.

2.2.12 Input/Output Switch, SMBus Compatible

Symbol: SW_{SM}

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DRP}	Pin-to-Pin Voltage Drop	I_{SW} = ±3 mA, Switch Closed		150 ¹	mV
V _{ISC}	Input Voltage for Switch Closed	I _{SW} = ±3 mA	1.5 ¹		V
V _{ISO}	Input Voltage for Switch Open	$I_{SW} = \pm 20 \ \mu A$		2.25	V
IIL	Input Leakage Current	$V_{\rm ISO} < V_{\rm IN} < 5.5 V$		±20 ¹	μA

1. Not tested. Guaranteed by characterization.

2.2.13 Exceptions

- 1. All pins are 5V tolerant except for the output pins with PCI (O_{PCI}) buffer types.
- 2. All pins are back-drive protected except for the output pins with PCI (O_{PCI}) buffer types.
- The following pins have an internal static pull-up resistor (when enabled) and therefore may have leakage current from V_{SUP} (when V_{IN} = 0): SWD, ACK, AFD_DSTRB, ERR, INIT, PE, SLIN_ASTRB, STB_WRITE, KBRST, GA20, SIOPME, GPIOE00-07, GPIOE10-17, GPO11-13 PWRGD_PS, CPU_PRESENT, PRIMARY_HD, SECONDARY_HD, SCSI, IOPA0, IOPA1, IOPA6.
- The following pins have an internal static pull-down resistor (when enabled) and therefore may have leakage current to V_{SS} (when V_{IN} = V_{SUP}): BUSY_WAIT, PE and SLCT, GPIOE14, GPIOE00 (on pin 118), GPIOE07 (on pin 128), TPM_PP,.
- 5. The following strap pins have an internal static pull-up resistor enabled during Power-Up reset and therefore may have leakage current to V_{SUP} (when V_{IN} = 0): BADDR, TRIS, TEST, VsbStrap1, VddStrap1, VddStrap2.
- 6. When V_{DD3} = 0V, the following pins present a DC load to V_{SS} of 30 KΩ minimum (not tested, guaranteed by design) for a pin voltage of 0V to 3.6V: CTS1, CTS2, DCD1, DCD2, DSR1, DSR2, DTR_BOUT1, DTR_BOUT2, RI1, RI2, RTS1, RTS2, SIN1, SIN2, SOUT1, SOUT2.
- 7. Output from SLCT, BUSY_WAIT (and PE if bit 2 of PP Confg0 register is 0) is open-drain in all SPP modes except in SPP-Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is 1. Otherwise, output from these signals is level 2. External 4.7 KΩ pull-up resistors should be used.
- 8. Output from ACK, ERR (and PE if bit 2 of PP Confg0 register is set to 1) is open-drain in all SPP modes except in SPP-Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is set to 1. Otherwise, output from these signals is level 2. External 4.7 KΩ pull-up resistors should be used.
- Output from STB, AFD, INIT and SLIN is open-drain in all SPP modes, except in SPP-Compatible mode when the setup mode is ECP-based (FIFO). Otherwise, output from these signals is level 2. External 4.7 KΩ pull-up resistors should be used.
- 10. I_{OH} is valid for a GPIO pin only when it is not configured as open-drain.
- 11. In XOR Tree mode, the buffer type of the input pins participating in the XOR Tree is IN_T (Input, TTL compatible), regardless of the buffer type of these pins in normal device operation mode (see Section 1.4 on page 10).

2.2.14 Terminology

Back-Drive Protection. A pin that is back-drive protected does not sink current into the supply when an input voltage higher than the supply, but below the pin's maximum input voltage, is applied to the pin. This is true even when the supply is inactive. Note that active pull-up resistors and active output buffers are typically not back-drive protected.

5-Volt Tolerance. An input signal that is 5V tolerant can operate with input voltage of up to 5V even though the supply to the device is only 3.3V. The actual maximum input voltage allowed to be supplied to the pin is indicated by the maximum high voltage allowed for the input buffer. Note that some pins have multiple buffers, not all of which are 5V tolerant. In such cases, there is a note that indicates at what conditions a 5V input may be applied to the pin; if there is no note, the low maximum voltage allowed for the pin.

2.2

PC8374T

2.3 INTERNAL RESISTORS

DC Test Conditions





Figure 1. Internal Resistor Test Conditions, $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{SUP} = 3.3V$





Notes for Figures 1 and 2:

- 1. V_{SUP} is V_{DD3} or V_{SB3} according to the pin power well.
- 2. The equivalent resistance of the pull-up resistor is calculated by $R_{PU} = (V_{SUP} V_{PIN}) / I_{PU}$.
- 3. The equivalent resistance of the pull-down resistor is calculated by $R_{PD} = V_{PIN} / I_{PD}$.

2.3.1 **Pull-Up Resistor**

Symbol: PUnn

Symbol	Parameter	Conditions ¹	Min ²	Typical	Max ²	Unit
R _{PU}	Pull-up equivalent resistance	$V_{PIN} = 0V$	<i>nn</i> – 30%	nn	<i>nn</i> + 30%	KΩ
		$V_{PIN} = 0.8 V_{SUP}^3$			nn – 38%	KΩ
		$V_{PIN} = 0.17 V_{SUP}^3$	nn – 35%			KΩ

1. TA = 0°C to 70°C, V_{SUP} = 3.3V. 2. Not tested. Guaranteed by characterization.

3. For strap pins only.

2.3.2 Pull-Down Resistor

Symbol: PD_{nn}

Symbol	Parameter	Conditions ¹	Min ²	Typical	Max ²	Unit
R _{PD}	Pull-down equivalent resistance	$V_{PIN} = V_{SUP}$	<i>nn</i> – 30%	nn	<i>nn</i> + 30%	KΩ

1. TA = 0°C to 70°C, V_{SUP} = 3.3V. 2. Not tested. Guaranteed by characterization.

2.0 Device Characteristics (Continued)

AC ELECTRICAL CHARACTERISTICS 2.4

2.4.1 AC Test Conditions




Figure 3. AC Test Conditions, T_A = 0°C to 70°C, V_{SUP} = 3.3V ±10%

Notes:

- 1. V_{SUP} is either V_{DD3} or V_{SB3} , according to the pin power well.
- 2. $C_L = 50 \text{ pF}$ for all output pins except the following pin groups:
 - $-C_1 = 100 \text{ pF}$ for Serial Port 1 and 2 pins (see Section 1.4.2 on page 10), Parallel Port pins
 - (see Section 1.4.4 on page 11) and Floppy Disk Controller pins (see Section 1.4.5 on page 12).
 - $-C_L = 40 \text{ pF for IDE_RSTDRV pin.}$ $-C_L = 400 \text{ pF for SMBus pins (see "SMBus Voltage Translation and Isolation Timing" on page 44).$ These values include both jig and oscilloscope capacitance.
- for push-pull output pins. 3. $S_1 = Open$
- 4. For the FDC open-drain interface pins, $S_1 = V_{DD3}$ and $R_L = 150\Omega$.

2.4.2 Reset Timing


V_{SB} Power-Up Reset

Symbol	Figure	Description	Reference Conditions		Min ¹	Max ¹
t _{IRST}	4	Internal Power-Up Reset	V _{SB3} power-up to	Ended by 32 KHz Clock Domain		t _{32KW} + t _{32KVAL} ² + 17 ∗ t _{CP}
	5	Time	end of internal reset	end of internal reset Ended by PCI_RESET		t _{LRST}
t _{LRST}	5	PCI_RESET active time	V _{SB3} power-up to end	of PCI_RESET	10 ms	
t _{IPLV}	5	Internal VsbStrap1 strap pull- up resistor, valid time ³	Before end of internal reset		t _{IRST}	
t _{EPLV}	5	External VsbStrap1 strap pull- down resistor, valid time	Before end of internal reset		t _{IRST}	

1. Not tested. Guaranteed by design.

2. t_{32KW} + t_{32KVAL} from V_{SB3} power-up to 32 KHz domain toggling; see "Low-Frequency Clock Timing" on page 32.

3. Active only during V_{SB3} Power-Up reset.




2.0 Device Characteristics (Continued)

V_{DD} Power-Up Reset

Symbol	Figure	Description	Reference Conditions	Min ¹	Max ¹
t _{IRST}	6	Internal Power-Up reset time	V_{DD3} power-up to end of internal reset		t _{LRST}
t _{LRST}	6	PCI_RESET active time	V_{DD3} power-up to end of $\overline{PCI_RESET}$	10 ms	2.5 s
t _{IPLV}	6	Internal strap pull-up resistor, valid time ²	Before end of internal reset	t _{IRST}	
t _{EPLV}	6	External strap pull-down resistor, valid time	Before end of internal reset	t _{IRST}	

1. Not tested. Guaranteed by design.


2. Active only during V_{DD3} Power-Up reset.





Hardware Reset

Symbol I	Figure	Description	Reference Conditions	Min	Max
t _{WRST}	7	PCI_RESET pulse width		100 ns	



2.4.3 Clock Timing

High-Frequency Clock Timing

		gure Clock Input Parameters	Reference	CLOCKI14			
Symbol	Figure		Conditions	Min	Тур	Max	Units
t _{CH}	8	Clock High Pulse Width ¹		20			ns
t _{CL}	8	Clock Low Pulse Width ¹		20			ns
t _{CP}	8	Clock Period ¹ (50%-50%)		69.14	69.84	70.54	ns
F _{CK}	_	Clock Frequency		F _{CKTYP} – 1%	14.31818	F _{CKTYP} + 1%	MHz
t _{CR}	8	Clock Rise Time ¹ (V_{IL} to V_{IH})				5 ²	ns
t _{CF}	8	Clock Fall Time ¹ (V_{IH} to V_{IL})				5 ²	ns
t _{CE}	9	Clock Generator Enable	RE PCI_RESET to Clock Generator enabled			80	μs

1. Not tested. Guaranteed by design.

2. Recommended value.

			Reference	INT48M			
Sym.	Fig.	Internal Clock Parameter	Conditions	Min	Тур	Max	Units
t _{CP}	8	Clock Period ¹ (50%-50%)			20.83		ns
F _{CK}	-	Clock Frequency			48		MHz
t _{48MD}	9	Clock Wake-Up Time ¹	After Clock Generator enabled			500	μS

1. Not tested. Guaranteed by characterization.





Figure 8. High-Frequency Clock Waveform Timing




2.0 Device Characteristics (Continued)

Low-Frequency Clock Timing

• • • •		ire Internal Clock Parameters	Reference Conditions	INT32K			
Symbol	Figure			Min	Тур	Мах	Units
t _{CP}	10	Clock Period ¹ (50%-50%)	After V _{SB3} power-up	21.3623	30.517578	39.6728	
			After CLOCKI14 valid	30.2124	30.517578	30.8227	μs
t _{CPL} 10		Clock Period ¹ (50%-50%)	When V _{DD3} does not exist	27.465820	30.517578	33.569336	
F _{CK}		Clock Frequency	After V _{SB3} power-up	F _{32TYP} - 30%	32.768 (F _{32TYP})	F _{32TYP} + 30%	
	_	Clock Frequency	After CLOCKI14 valid	F _{32TYP} – 1%	32.768 (F _{32TYP})	F _{32TYP} + 1%	KHz
F _{CKL}			When V _{DD3} does not exist	F _{32TYP} - 10%	32.768 (F _{32TYP})	F _{32TYP} + 10%	
t _{32KW}	10	Clock wake-up time ¹	V _{SB3} stable to clock start toggling			5	ms
t _{32KVAL}	10	Clock valid time ¹	Clock start toggling to clock valid			1	ms

1. Not tested. Guaranteed by characterization.



2.4.4 LPC Interface Timing


The AC characteristics of the LPC interface meet the PCI Local Bus Specification (*Rev 2.2 December 18, 1998*) for 3.3V DC signaling.

PCI_CLK and PCI_RESET

Symbol	Parameter	Min	Мах	Units
t _{CYC} 1	PCI_CLK Cycle Time	30		ns
t _{HIGH}	PCI_CLK High Time ²	11		ns
t _{LOW}	PCI_CLK Low Time ²	11		ns
_	PCI_CLK Slew Rate ^{2,3}	1	4	V/ns
-	PCI_RESET Slew Rate ^{2,4}	50		mV/ns

1. The PCI may have any clock frequency between nominal DC and 33 MHz. Device operational parameters at frequencies under 16 MHz are guaranteed by design rather than by testing. The clock frequency may be changed at any time during the operation of the system as long as the clock edges remain "clean" (monotonic) and the minimum cycle high and low times are not violated. The clock may only be stopped in a low state.

- 2. Not tested. Guaranteed by characterization.
- 3. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum peak-to-peak portion of the clock wavering (0.2 \star V_{DD3} to 0.6 \star V_{DD3}) as shown below.
- 4. The minimum PCI_RESET slew rate applies only to the rising (de-assertion) edge of the reset signal and ensures that system noise cannot make an otherwise monotonic signal appear to bounce in the switching range.




2.0 Device Characteristics (Continued)

LPC Signals

Symbol	Figure	Description	Reference Conditions	Min	Max	Unit
t _{VAL}	Outputs	Output Valid Delay	After RE of CLK	2	11	ns
t _{ON}	Outputs	Float to Active Delay	After RE of CLK	2		ns
t _{OFF}	Outputs	Active to Float Delay	After RE of CLK		28	ns
t _{SU}	Inputs	Input Setup Time	Before RE of CLK	7		ns
t _{HL}	Inputs	Input Hold Time	After RE of CLK	0		ns

Outputs




2.4.5 FDC Timing

FDC Write Data Timing

Symbol	Parameter	Min	Max	Unit
t _{HDH}	HDSEL Hold from WGATE Inactive ¹	100		μs
t _{HDS}	HDSEL Setup to WGATE Active ¹	100		μs
t _{WDW}	Write Data Pulse Width ¹	See $t_{\mbox{\scriptsize DRP}}$ $t_{\mbox{\scriptsize ICP}}$ and $t_{\mbox{\scriptsize WDW}}$ values in table below		

1. Not tested. Guaranteed by design.



t_{DRP}, t_{ICP}, t_{WDW} Values


Data Rate	t _{DRP}	t _{ICP}	t _{ICP} Nominal	t _{WDW}	t _{WDW} Minimum	Unit
1 Mbps	1000	6 x t _{CP} ¹	125	2 x t _{ICP}	250	ns
500 Kbps	2000	6 x t _{CP} ¹	125	2 x t _{ICP}	250	ns
300 Kbps	3333	10 x t _{CP} ¹	208	2 x t _{ICP}	375	ns
250 Kbps	4000	12 x t _{CP} ¹	250	2 x t _{ICP}	500	ns

1. t_{CP} is the clock period defined for CLOCKI in "Clock Timing" on page 31.

FDC Drive Control Timing

Symbol	Parameter	Min	Max	Unit
t _{DST}	DIR Setup to STEP Active ¹	6		μs
t _{IW}	Index Pulse Width	100		ns
t _{STD}	DIR Hold from STEP Inactive	t _{STR}		ms
t _{STP}	STEP Active (Low) Pulse Width ¹	8		μs
t _{STR}	STEP Rate Time ¹	0.5		ms


1. Not tested. Guaranteed by design.



2.4.6 Parallel Port Timing

Standard Parallel Port Timing


Symbol	Parameter	Conditions	Min	Max	Unit
t _{PDH}	Port Data Hold	SPP Mode 0 and Mode 1, ECP Mode 0 and Mode1: system dependent; ECP Mode 2: device dependent.	750		ns
t _{PDS}	Port Data Setup	SPP Mode 0 and Mode 1, ECP Mode 0 and Mode1: system dependent; ECP Mode 2: device dependent.	750		ns
t _{SW}	Strobe Width	SPP Mode 0 and Mode 1, ECP Mode 0 and Mode1: system dependent; ECP Mode 2: device dependent.	750		ns



Enhanced Parallel Port Timing

1. Also in ECP Mode 4.

Symbol	Parameter	Min	Max	EPP 1.7 ¹	EPP 1.9 ¹	Unit
t _{WW19a}	WRITE Active from WAIT Low		45		~	ns
t _{WW19ia}	WRITE Inactive from WAIT Low		45		~	ns
t _{WST19a}	DSTRB or ASTRB Active from WAIT Low		65		~	ns
t _{WEST}	DSTRB or ASTRB Active after WRITE Active	10		~	~	ns
t _{WPDH}	PD7-0 Hold after WRITE Inactive	0		~	~	ns
t _{WPDS}	PD7-0 Valid after WRITE Active		15	~	~	ns
t _{EPDW}	PD7-0 Valid Width	80		~	~	ns
t _{EPDH}	PD7-0 Hold after DSTRB or ASTRB Inactive	0		~	~	ns



PC8374T


2.0 Device Characteristics (Continued)

Extended Capabilities Port (ECP) Timing

Forward Mode

Symbol	Parameter	Min	Мах	Unit
t _{ECDSF}	Data Setup before STB Active	0		ns
t _{ECDHF}	Data Hold after BUSY Inactive	0		ns
t _{ECLHF}	BUSY Active after STB Active	75		ns
t _{ECHHF}	STB Inactive after BUSY Active ¹	0	1	s
t _{ECHLF}	BUSY Inactive after STB Inactive ¹	0	35	ms
t _{ECLLF}	STB Active after BUSY Inactive	0		ns


1. Not tested. Guaranteed by design.



Reverse Mode

Symbol	Parameter	Min	Max	Unit
t _{ECDSR}	Data Setup before ACK Active	0		ns
t _{ECDHR}	Data Hold after AFD Active	0		ns
t _{ECLHR}	AFD Inactive after ACK Active	75		ns
t _{ECHHR}	ACK Inactive after AFD Inactive ¹	0	35	ms
t _{ECHLR}	AFD Active after ACK Inactive ¹	0	1	S
t _{ECLLR}	ACK Active after AFD Active	0		ns

1. Not tested. Guaranteed by design.



Revision 1.1

2.4.7 Serial Ports 1 and 2 Timing


Serial Port Data Timing

See Section 2.4.8 on page 40.

Modem Control Timing

Symbol	Parameter	Min	Max	Unit
tL	RI1,2 Low Time ^{1,2}	10		ns
t _H	RI1,2 High Time ^{1,2}	10		ns
t _{SIM}	Delay to Set IRQ from Modem Input		40	ns

Not tested. Guaranteed by characterization.
The value also applies to RI1,2 wake-up detection in the SWC module.



PC8374T

2.0 Device Characteristics (Continued)

Symbol Conditions Parameter Min¹ Max¹ Unit Single Bit Time in Serial Port and Sharp-IR $t_{BTN} + 25$ $t_{BTN} - 25^2$ t_{BT} Transmitter ns Receiver $t_{BTN} - 2\%$ t_{BTN} + 2% ns Modulation Signal Pulse Width in Sharp-IR Transmitter $t_{CWN} - 25^3$ t_{CWN} + 25 t_{CMW} ns and Consumer Remote Control Receiver 500 ns Modulation Signal Period in Sharp-IR and Transmitter t_{CPN} + 25 t_{CMP} t_{CPN} - 25⁴ ns **Consumer Remote Control** t_{MMAx}5 t_{MMIN}5 Receiver ns SIR Signal Pulse Width Transmitter, t_{SPW} $(^{3}/_{16}) \times t_{BTN} - 15^{2}$ $(^{3}/_{16}) \times t_{BTN} + 15^{2}$ ns Variable Transmitter, 1.48 1.78 μS Fixed 1 Receiver μS SIR Data Rate Tolerance. Transmitter SDRT ± 0.87% % of Nominal Data Rate. Receiver ± 2.0% SIR Leading Edge Jitter. Transmitter $\pm 2.5\%$ t_{SJT} % of Nominal Bit Duration. Receiver ± 6.5%

2.4.8 Serial Port, Sharp-IR, SIR and Consumer Remote Control Timing


1. Not tested. Guaranteed by design.

2. t_{BTN} is the nominal bit time in Serial Port, Sharp-IR, SIR and Consumer Remote Control modes. It is determined by the setting of the Baud Generator Divisor registers.

3. t_{CWN} is the nominal pulse width of the modulation signal for Sharp-IR and Consumer Remote Control modes. It is determined by MCPW field (bits 7-5) of IRTXMC register and TXHSC bit (bit 2) of RCCFG register.

4. t_{CPN} is the nominal period of the modulation signal for Sharp-IR and Consumer Remote Control modes. It is determined by MCFR field (bits 4-0) of IRTXMC register and the TXHSC bit (bit 2) of RCCFG register.

5. t_{MMIN} and t_{MMAX} define the time range within which the period of the incoming subcarrier signal has to fall in order for the signal to be accepted by the receiver. These time values are determined by the contents of the IRRXDC register and the setting of RXHSC bit (bit 5) of RCCFG register.



2.4.9 Glue Function Timing

Highest Active Main and Standby Supply Reference

Symbol	Figure	Description	Reference Conditions	Min	Max
		Main	· · · · · ·		
t _{PD}	11	V _{DD3} to REF5V Propagation Delay ¹	$V_{DD5} = 0$; V_{DD3} slew rate > 10 V/ms		1 ms
		Standb	у		I
t _{PD}	11	V _{SB3} to REF5V_STBY Propagation Delay ¹	V_{SB5} = 0; V_{SB3} slew rate > 10 V/ms		1 ms
1. No	t tested.	Guaranteed by design.			
		↓ t _{PD} →	^t PD →		
3.	3V	· · · · · · · · · · · · · · · · · · ·	·		
		····· / / / / / / / / / / / / / / / / /	·····		
1.	5V	·····	·····		-
		3, V _{SB3}			
		^{3,} VSB3 / / / REF5V, REF5V, REF5V	Y_STBY		
C)V —				-





Resume Reset

Symbol	Figure	Description	Reference Conditions	Min	Max	Units
t _{RD}	12	Rising Supply Delay ¹ (typ. 32 ms)	V_{SB5} > V_{TRIP} and V_{SB3} > V_{SB3ON}	20	100	ms
t _{FD5}	12	Falling V_{SB5} Supply Delay ¹	V_{SB5} < V_{TRIP} and V_{SB3} > V_{SB3ON}		100	ns
t _{GA}	12	V_{SB5} and V_{SB3} Glitch Allowance 1	$V_{SB5} < V_{TRIP}$ or $V_{SB3} < V_{SB3OFF}$		100	ns
t _{FD3}	12	Falling V _{SB3} Supply Delay ¹	V_{SB3} < V_{SB3OFF} and V_{SB5} > V_{TRIP}		100	ns
t _R	12	Rise Time ²	V _{SB3} > V _{SB3ON}		100	ns
t _F	12	Fall Time ²	V _{SB3} > V _{SB3ON}		100	ns

1. Not tested. Guaranteed by characterization.


2. Not tested. Guaranteed by design.






PCI Reset Buffering

Symbol	Figure	Description	Reference Conditions	Min	Max	Units
t _{PDR}	13	Rise Propagation Delay	From RE of PCI_RESET to RE of PCIRST_OUT, PCIRST_OUT2		30	ns
t _R	13	Rise Time	PCIRST_OUT, PCIRST_OUT2		50	ns
t _{PDF}	13	Fall Propagation Delay	From FE of PCI_RESET to FE of IDE_RSTDRV		20	ns
t _F	13	Fall Time	IDE_RSTDRV		15	ns







Main Power Good

Symbol	Figure	Description	Reference Conditions	Min	Мах	Units
t _{PSD}	_	Low-to-High Delay ¹	After RE of PWRGD_PS	100	120	ms
t _{S3D}	_	High-to-Low Delay ¹	After FE of SLP_S3		20	ns
t _R	_	PWRGD_3V Rise Time ¹	0.8V to 2.0V		50	ns
t _F	-	PWRGD_3V Fall Time ¹	2.0V to 0.8V		50	ns

1. Not tested. Guaranteed by design.

Power Distribution Control

Symbol	Figure	Description	Reference Conditions	Min	Мах	Units
t _{PB}	-	BKFD_CUT Propagation Delay ¹	PWRGD_PS or SLP_S3 to BKFD_CUT		1	μS
t _{TB}	_	BKFD_CUT Transition Time ¹	0.8V to 2.0V		50	ns
t _{PL}	14	LATCHED_BF_CUT Propagation Delay ¹	BKFD_CUT or SLP_S5 to LATCHED_BF_CUT		1	μS
t _{TL}	14	LATCHED_BF_CUT Transition Time ¹	0.8V to 2.0V		50	ns

1. Not tested. Guaranteed by design.




Figure 14. BKFD_CUT and LATCHED_BF_CUT (AC Characteristics)

Main Power Supply Control

Symbol	Figure	Description	Reference Conditions	Min	Мах	Units
t _{PR}	_	Rise Propagation Delay ^{1,2}	$\overline{(CPU_PRESENT} = 1)$ or $\overline{(SLP_S3 = 0)}$ or $\overline{(ETC event occurred)}$ to RE of PS_ON		1	μs
t _{PF}	_	Fall Propagation Delay ¹	From whichever occurs last: (CPU_PRESENT = 0), (SLP_S3 = 1), (No ETC event and RE on SLP_S3) to FE of PS_ON		1	μs
t _R	_	Rise Time ^{1,2}	0.8V to 2.0V		50	ns
t _F	_	Fall Time ¹	2.0V to 0.8V		50	ns

1. Not tested. Guaranteed by design.

2. Test conditions: $C_L = 50 \text{ pF}$ and 1 K Ω external resistor to V_{SB5} .

SMBus Voltage Translation and Isolation Timing

Symbol	Figure	Description	Type of Requirement ¹	Min	Мах	Unit
t _{SMBR}	_	Rise Time (all signals)	Input		1000 ^{2,3}	ns
t _{SMBF}	-	Fall Time (all signals)	Input		250 ³	ns
			Output		300 ^{2,4}	ns
t _{SMBD}	_	Propagation Delay (each signal pair, in both directions)	Output		500 ^{2,4}	ns

1. An "Input" type is a value the PC8374T device expects from the system; an "Output" type is a value the PC8374T device provides to the system.


2. Test conditions: R_L = 1 K Ω to V_{DD3} = 2.25V or 3.3V, or R_L = 1.5 K Ω to V_{DD5} = 5V and C_L = 400 pF to GND.

3. Not tested. Guaranteed by design.

4. Not tested. Guaranteed by characterization.

2.4.10 SWC Timing

Wake-Up Inputs at V_{SB3} Power Switching



www.DataSheet4U.com

www.national.com

PC8374T

2.0 Device Characteristics (Continued)

2.4.11 SMBus Timing

Symbol	Figure	Description	Type of Requirement ¹	Min	Max	Unit
t _{SMBR}	17	Rise time (HMSCL and HMSDA)	Input ²		1000 ³	ns
t _{SMBF}	17	Fall time (HMSCL and HMSDA)	Input		300 ³	ns
			Output ²		250 ⁴	ns
t _{SMBCKL}	17	Clock low period (HMSCL)	Input	4.7		μS
t _{SMBCKH}	17	Clock high period (HMSCL)	Input	4		μS
t _{SMBCY}	18	Clock cycle (HMSCL)	Input	10		μS
t _{SMBDS}	18	Data setup time (before clock rising edge)	Input	250		ns
			Output ²	250		ns
t _{SMBDH}	18	Data hold time (after clock falling edge)	Input	0		ns
			Output ²	300		ns
t _{SMBPS}	19	Stop condition setup time (clock before data)	Input	4		μS
t _{SMBSH}	19	Start condition hold time (clock after data)	Input	4		μS
t _{SMBBUF}	19	Bus free time between Stop and Start conditions (HMSDA)	Input	4.7		μS
t _{SMBRS}	20	Restart condition setup time (clock before data)	Input	4.7		μS
t _{SMBRH}	20	Restart condition hold time (clock after data)	Input	4		μs
t _{SMBLEX}	-	Cumulative clock low extend time from Start to Stop (HMSCL)	Output		25 ³	ms
t _{SMBTO}	-	Clock low time-out (HMSCL)	Input	25 ^{3,5}		ms
			Output		35 ^{3,6}	ms

1. An "Input" type is a value the PC8374T expects from the system; an "Output" type is a value the PC8374T provides to the system.


2. Test conditions: R_L = 1 K Ω to V_{SB} = 3.3V, C_L = 400 pF to GND.


3. Not tested. Guaranteed by design.


4. Not tested. Guaranteed by characterization.

5. The PC8374T detects a time-out condition if HMSCL is held low for more than t_{SMBTO}.

6. On detection of a time-out condition, the PC8374T resets the SMBus Interface no later than t_{SMBTO}.








Note: Airflow for Theta_{JA} values is measured in linear feet per minute (lfpm).

PC8374T

www.DataSheet4U.com



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

	National Semiconductor Corporation Americas Email: new.feedback@nsc.com www.national.com	National Semiconductor Europe Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 87 90	National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com	National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 Email: nsj.crc@jksmtp.nsc.com
--	---	---	--	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.