Signetics

PCD3311/12 DTMF/Modem/Musical Tone Generators

Product Specification

Linear Products

DESCRIPTION

The PCD3311 and PCD3312 are singlechip silicon gate CMOS integrated circuits. They are intended to provide dualtions required for tone dialing systems in telephone sets which contain a microcontroller for the control functions.

The various audio output frequencies are generated from an on-chip 3.58MHz quartz crystal-controlled oscillator.

The devices can interface directly to all standard microcontrollers by accepting a binary-coded parallel input or serial data input (I²C bus).

With their on-chip voltage reference the PCD3311 and PCD3312 provide constant output amplitudes which are independent of the operating supply voltage and ambient temperature.

An on-chip filtering system assures a very low total harmonic distortion in accordance with the CEPT CS203 recommendations.

In addition to the standard DTMF frequencies, the devices provide 12 MO-DEM frequencies (300 to 1200 bits per second) used in simplex MODEM applications and two octaves of musical scale in steps of semitones.


FEATURES

- Stabilized output voltage level
- Low output distortion with onchip filtering (CEPT CS203 compatible)
- Latched inputs for data bus applications
- I²C bus compatible
- Mode select input (selection of parallel or serial data input)
- MODEM and melody tone generators

APPLICATION

• Microcontrolled telephone sets

PIN CONFIGURATIONS




ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
14-Pin Plastic DIP (SOT-27k, M, T)	-25°C to +70°C	PCD3311PN
16-Pin Plastic SO (SO-16L; SOT-162A)	-25°C to +70°C	PCD3311TD
8-Pin Plastic DIP (SOT-97A)	-25°C to +70°C	PCD3312PN
8-Pin Plastic SO (SO-8L; SOT-176)	-25°C to +70°C	PCD3312TD

PCD3311/12

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	DADAMETED	Ł	LIMITS		
STMBUL	PARAMETER	Min	Max	UNIT	
V _{DD}	Supply voltage range	-0.8	+8.0	V	
V ₁	Input voltage range (any input)	-0.8	V _{DD} + 0.8	V	
± l _j	DC input current (any input)		10	mA	
± l _O	DC output current (any output)		10	mA	
± I _{DD} ; ± I _{SS}	Supply current		50	mA	
Po	Power dissipation per output		50	mW	
P _{TOT}	Total power dissipation per package		300	mW	
TA	Operating ambient temperature range	-25	+70	°C	
TSTG	Storage temperature range	-65	+ 150	°C	

PCD3311/12

DC AND AC ELECTRICAL CHARACTERISTICS V_{DD} = 2.5 to 6V; V_{SS} = 0V; crystal parameters: f_{OSC} = 3.579 545MHz, f_{SMAX} = 50Ω ; T_A = -25°C to +70°C, unless otherwise specified.

SYMBOL	DADAMETER		LIMITS			
	PARAMETER	Min	Тур	Max	UNIT	
V _{DD}	Operating supply voltage	2.5		6.0	v	
I _{DD} I _{DD}	Operating supply current ¹ oscillator ON; V _{DD} = 3V no output tone single output tone dual output tone		50 0.5 0.6	100 1.0 1.2	μA mA mA	
I _{DDO}	Static standby current ¹ oscillator OFF			3	μA	
Inputs/out	puts (SDA)					
	D ₀ to D ₅ ; MODE; STROBE					
V _{IL}	Input voltage LOW	0		0.3 × V _{DD}	٧	
V _{IH}	Input voltage HIGH	$0.7 \times V_{DD}$		V _{DD}	٧	
	D ₂ to D ₅ ; MODE; STROBE; A ₀					
- I _{IL}	Pull-down input current, V _I = V _{DD}	30	150	300	nA	
	SCL (D ₀); SDA (D ₁)			 		
loL	Output current LOW (SDA), V _{OL} ≠ 0.4V	3			mA	
f _{SCL}	Clock frequency (see Figure 7)			100	kHz	
C ₁	Input capacitance; V _I = V _{SS}			7	pF	
tį	Allowable input spike pulse width			100	ns	
TONE outp	ut (See Figure 11)			1		
V _{HG(RMS)} V _{LG(RMS)}	DTMF output voltage levels (RMS values) HIGH group LOW group	158 125	192 150	205 160	mV mV	
V _{DC}	DC voltage level		½ V _{DD}		٧	
ΔV_{G}	Pre-emphasis of group	1.85	2.10	2.35	dB	
THD THD	Total harmonic distortion, T _A = 25°C dual tone ² modem tone ³		-25 -29		dB dB	
z _o	Output impedance		0.1	0.5	kΩ	
OSCI input						
V _{OSC(P-P)}	Maximum allowable amplitude at OSCI			V _{DD} - V _{SS}	٧	
Timing (V _D	D = 3V)					
tosc(on)	Oscillator start-up time		3		ms	
t _{TONE} (ON)	TONE start-up time ⁴		0.5		ms	
t _{STR}	STROBE pulse width ⁵	400			ns	
t _{DS}	Data setup time ⁵	150			ns	
toH	Data hold time ⁵	100			ns	

NOTES

- 1. Crystal is connected between OSCI and OSCO; D_0/SCL and D_1/SDA via a resistance of 5.6k Ω to V_{DD} ; all other pins left open.
- 2. Related to the level of the LOW group frequency component (CEPT CS203).
- 3. Related to the level of the fundamental frequency.
- 4. Oscillator must be running.
- 5. Values are referenced to the 10% and 90% levels of the relevant pulse amplitudes, with a total voltage swing from V_{SS} to V_{DO}.

PCD3311/12

FUNCTIONAL DESCRIPTION Clock/Oscillator (OSCI and OSCO)

The timebase for the PCD3311 and PCD3312 is a crystal-controlled oscillator with a 3.58MHz quartz crystal connected between OSCI and OSCO. Alternatively, the OSCI input can be driven from an external clock.

Mode Select (MODE)

This input selects the data input mode. When connected to V_{DD}, data can be received in the parallel mode (only for the PCD3311), or, when connected to V_{SS} or left open, data can be received via the serial I²C bus (for both PCD3311 and PCD3312).

Parallel mode can only be obtained for the PCD3311 by setting MODE input HIGH.

Data inputs (D_0 , D_1 , D_2 , D_3 , D_4 and D_6)

Inputs D_0 and D_1 have no internal pull-down or pull-up resistors and must not be left open in any application. Inputs D_2 to D_5 have internal pull-down. D_5 and D_4 are used to select between DTMF dual, DTMF single, MODEM and melody tones (see Table 1). D_3 to D_0 select the combination of the tones for DTMF or single-tone itself

Strobe Input (STROBE, only for the PCD3311)

This input (with internal pull-down) allows the loading of parallel data into D_0 to D_5 when MODE is HIGH.

The data inputs must be stable preceding the positive-going edge of the strobe pulse (active HIGH). Input data are loaded at the negative-going edge of the strobe pulse and then the corresponding tone (or standby

Table 1. D₅ and D₄ in Accordance With the Selected Application

	-	• •
D ₅	D ₄	APPLICATION
0	0	DTMF single tones; standby; melody tones
0	1	DTMF dual tones (all 16 combinations)
1	0	MODEM tones; standby, melody tones
1	1	Melody tones

NOTES:

1 = H = HIGH voltage level 0 = L = LOW voltage level

mode) is provided at the TONE output. The output remains unchanged until the negative-going edge of the next STROBE pulse (for new data) is received.

Serial mode can only be obtained for the PCD3311 by setting MODE input LOW.

Serial Clock and Data Inputs (SCL and SDA)

SCL and SDA are combined with D₀ and D₁, respectively. For the PCD3311, the selection of SCL and SDA is controlled by the MODE input. SCL and SDA are serial clock and data lines according to the I²C bus specification (see CHARACTERISTICS OF THE I²C BUS). Both inputs must be pulled-up externally to Vnp.

Address Input (A₀)

A₀ is the slave address input and it identifies the device when up to two PCD3311 or PCD3312 devices are connected to the same I²C bus. In any case, A₀ must be connected to V_{DD} or V_{SS}

I²C Bus Data Configuration (see Figure 2)

The PCD3311 and PCD3312 are always slave receivers in the I^2 C bus configuration (R/W bit = 0).

The slave address consists of 7 bits in the serial mode for the PCD3311 as well as for the PCD3312, where the least significant bit is selectable by hardware on input A_0 and the other more significant bits are internally fixed. In the serial mode the same input codes are used as in the parallel mode (see Tables 2.3, 4, and 5). D_6 and D_7 are don't care (X) bits.


Tone Output (TONE)


The single and the dual lones which are provided at the TONE output are filtered by an on-chip switched-capacitor filter, followed by an active RC low-pass filter. Therefore, the total harmonic distortion of the DTMF tones fulfils the CEPT CS203 recommendations. An on-chip reference voltage provides output-tone levels independent of the supply voltage. Table 3 shows the frequency tolerance of the output tones for DTMF signalling; Tables 4 and 5 for the modem and melody tones.

Power-On Reset

In order to avoid undefined states of the devices when the power is switched ON, an internal reset circuit sets them to the standby mode (oscillator OFF).

PCD3311/12





PCD3311/12

Table 2. Input Data for Control (No Output Tone; TONE at VDD)

	D ₅	D ₄	D ₃	D ₂	Dı	D ₀	HEX	OSCILLATOR
	X	0	0	0	o	0	00/20	ON
1	Х	0	0	0	0	1	01/21	OFF
-	Х	υ	0	0	1	0	02/22	OFF
	×	0	0	Ú	1	1	03/23	OFF
	^			0	'	ı '	03/23) 011

NOTES:

H HIGH voltage level
L LOW voltage level

X - don't care

Table 3. Input Data for DTMF

_	_					MEV	CAMBO	STANDARD FREQUENCY	TONE OUTPUT	FREQUENCY	DEVIATION
D ₅	D ₅ D ₄	D ₃	D ₂	D,	D ₀	HEX	SYMBOL	(Hz)	FREQ. (Hz) ¹	%	Hz
0	0	1	0	0	o	08	T	697	697.90	+0.13	+ 0.90
0	(o	1	0	0	1 1	09		770	770.46	+ 0.06	+ 0.46
0	0	1	0	1	0	0 A		852	850.45	-0.18	-1.55
O	0	1	0	1	1	0B		941	943.23	+ 0.24	+ 2.23
O	0	1	1	0	0	0C		1209	1206.45	-0.21	-2.55
0	U	1	1	0	1	0D		1336	1341.66	+0.42	+ 5.66
0	0	1	1	1	0	0E		1477	1482.21	+ 0.35	+ 5.21
0	0	1	1	1	1	0F		1633	1638.24	+ 0.32	+ 5.24
0	1	0	0	0	0	10	0	941 + 1336			
0	1	0	0	U	1	11	1	697 + 1209			
0	1	0	0	1	0	12	2	697 + 1336			
0	1	0	0	1	1	13	3	697 + 1477		Ĭ	
0	1	0	1	0	0	14	4	770 + 1209			
0	1	0	1	0	1	15	5	770 + 1336			
0	1	0	1	1	0	16	6	770 + 1477		[
0	1	0	1	1	1	17	7	852 + 1209			
0	1	1	0	0	O	18	8	852 + 1336			
0	1	1	0	U	1	19	9	852 + 1477			
0	1	1	0	1	0	1A	Α	697 + 1633			
0	1	1	0	1	1	18	В	770 + 1633	1		
0	1	1	1	0	0	1C	С	852 + 1633			
0	1	1	1	0	1	1D	D	941 + 1633			
0	1	1	1	1	0	1E	1 • 1	941 + 1209			
0	1 1	1	1	1	1	1F	#	941 + 1477			

Table 4. Input Data for MODEM Frequencies

REMARKS		FREQU DEVIA	TONE OUTPUT	STANDARD ERECUENCY (Mr.)	HEX	Do	D,	D ₂	D ₃	D₄	D ₅
	Hz	%	FREQUENCY (Hz) FREQ. (Hz) ¹					•		1	
V.23	-3.06	-0.24	1296.94	1300	24	ַ ט	0	1	0	0	1
V.23	+ 3.14	+ 0.15	2103.14	2100	25	1	0 .	1	o	0	1
0-11-000	-2.83	-0.24	1197.17	1200	26	0	1	1	0	0	1
Bell 202	-7.99	-0.36	2192.01	2200	27	1	1	1	0	0	1
V 04	-1.18	-0.12	978.82	980	28	0	0	0	1	0	1
V.21	-0.97	-0.08	1179.03	1180	29	1	0	0	1	0	1
5 11 400	+ 3.33	+ 0.31	1073.33	1070	2A	0	1	0	1	0	1
Bell 103	-4.70	-0.37	1265.30	1270	2B	1	1	0	1	0	1
v.a.	+ 5.66	+ 0.34	1655.66	1650	2 C	0	0	1	1	0	1
V.21	+ 2.77	+ 0.15	1852.77	1850	2Đ	1	0	1	1	0	1
D-II 100	-3.80	-0.19	2021.20	2025	2E	0	1	1	1	0	1
Bell 103	-1.68	-0.08	2223.32	2225	2F	1	1	1	1	0	1

NOTES:

1 Tone output frequency when using a 3.579 545MHz crystal

1 - H HIGH voltage level 0 L LOW voltage level

PCD3311/12

Table 5. Input Data for Melody Tones

D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HEX	NOTE	STANDARD FREQUENCY (Hz) ¹	TONE OUTPUT FREQUENCY (Hz) ²
1	1	0	0	0	0	30	D#5	622.3	622.5
1	1	0	0	0	1	31	E5	659.3	659.5
1	1	0	0	1	0	32	F5	698.5	697.9
1	1	0	0	1	1	33	F#5	740.0	741.1
1	1	0	1	0	0	34	G5	784.0	782.1
1	1	0	1	0	1	35	G#5	830.6	832.3
1	1	0	1	1	0	36	A5	880.0	879.3
1	1	0	1	1	1	37	A#5	932.3	931.9
1	1	1	0	0	0	38	B5	987.8	985.0
1	1	1	0	0	1	39	C6	1046.5	1044.5
1	1	1	0	1	0	3A	C#6	1108.7	1111.7
1	0	1	0	0	1	29	D6	1174.7	1179.0
1	1	1	0	1	1	3B	D#6	1244.5	1245.1
1	1	1	1	0	0	3C	E6	1318.5	1318.9
1	1	1	1	0	1	3D	F6	1396.9	1402.1
0	0	1	1	1	0	0E	F#6	1480.0	1482.2
1	1	1	1	1	0	3E	G6	1568.0	1572.0
1	0	1	1	0	0	2C	G#6	1661.2	1655.7
1 1	1	1	1	1	1 1	3F	A6	1760.0	1768.5
0	0	0	1	0	0	04	A#6	1864.7	1875.1
0	0	0	1	0	1 1	05	B6	1975.5	1970.0
1	0	0	1	0	1	25	C7	2093.0	2103.1
1	0	1	1	1	1	2F	C#7	2217.5	2223.3
0	0	0	1	1	0	06	D7	2349.3	2358.1
0	0	0	1	1	1	07	D#7	2489.0	2470.4

NOTES:


- 1. Standard scale based on A4 = 440Hz.
- 2. Tone output frequency when using a 3.579 545MHz crystal.
 - 1 = H = HIGH voltage level
 - 0 = L = LOW voltage level

CHARACTERISTICS OF THE 12C

The I²C bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse, as changes in the data line at this time will be interpreted as control signals.



Start and Stop Conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOWto-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




System Configuration


A device generating a message is a "transmitter"; a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".

Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down

the SDA line during the acknowledge clock pulse; so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, setup and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate to stop condition.







PCD3311/12


Timing Specifications


Masters generate a bus clock with a maximum frequency of 100kHz. Detailed timing is shown in Figure 7.








PCD3311/12














PCD3311/12




Figure 15, Dual-Tone Output Voltage Level as a Function of Output Load Resistance






Figure 16. Typical Frequency Spectrum of a Dual-Tone Signal After Flat-Band Amplification of 6dB



PCD3311/12



6-36