

128 × 8-bit/256 × 8-bit static RAMs with I²C-bus interface

PCF8570/8570C/8571

GENERAL DESCRIPTION

The PCF8570, PCF8570C and PCF8571 are low-power static CMOS RAMs. The PCF8570 and PCF8570C are organized as 256 words by 8-bits and the PCF8571 is organized as 128 words by 8-bits. Addresses and data are transferred serially via a two-line bidirectional bus (I²C). The built-in word address register is incremented automatically after each written or read data byte. Three address pins A0, A1 and A2 are used for hardware address, allowing the use of up to eight devices connected to the bus without additional hardware. For system expansion over 8 devices the PCF8570/71 can be used in conjunction with the PCF8570C which has an alternative slave address for memory extension up to 16 devices.

Features

- Operating supply voltage 2.5 V to 6 V
- Low data retention voltage min. 1.0 V
- Low standby current max. 15 μ A
- Power saving mode typ. 50 nA
- Serial input/output bus (I²C)
- Address by 3 hardware address pins
- Automatic word address incrementing
- 8-lead DIL package

Applications

- Telephony RAM expansion for stored numbers in repertory dialling (e.g. PCD3343 applications) channel presets
- Radio and television channel presets
- Video cassette recorder channel presets
- General purpose RAM expansion for the microcontroller families MAB8400, PCF84CXX and most other microcontrollers




Fig.1 Block diagram.

7290775.3

PACKAGE OUTLINES

PCF8570/PCF8570C/PCF8571/P: 8-lead DIL; plastic (SOT97).

PCF8570/PCF8570C/PCF8571/T: 8-lead mini-pack (SO8L; SOT176C).

128 × 8-bit/256 × 8-bit static RAMs with I²C-bus interface

PCF8570/8570C/8571

PINNING

1 to 3	A0 to A2	address inputs
4	V _{SS}	negative supply
5	SDA	serial data line
6	SCL	serial clock line
7	TEST	I ² C-bus
8	V _{DD}	
		test input for test speed-up; must be connected to V _{SS} when not in use (power saving mode, see Figs 12 and 13)




Fig.2 Pinning diagram.


RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V _{DD}	-0.8	+8.0	V
Input voltage range	V _I	-0.8	V _{DD} + 0.8	V
DC input current	± I _I	-	10	mA
DC output current	± I _O	-	10	mA
V _{DD} or V _{SS} current	± I _{DD} ; ± I _{SS}	-	50	mA
Total power dissipation	P _{tot}	-	300	mW
Power dissipation per output	P _O	-	50	mW
Operating ambient temperature range	T _{amb}	-40	+85	°C
Storage temperature range	T _{stg}	-65	+150	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').



Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

128 × 8-bit/256 × 8-bit static RAMs
with I²C-bus interface

PCF8570/8570C/8571

CHARACTERISTICS

$V_{DD} = 2.5$ to 6 V; $V_{SS} = 0$ V; $T_{amb} = -40$ to $+85$ °C unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply						
Supply voltage		V_{DD}	2.5	—	6.0	V
Supply current operating	$V_I = V_{DD}$ or V_{SS} $f_{SCL} = 100$ kHz	I_{DD}	—	—	200	μ A
standby	$f_{SCL} = 0$ Hz $T_{amb} = -25$ to $+70$ °C	I_{DDO}	—	—	15	μ A
		I_{DDO}	—	—	5	μ A
Power-on reset level	note 1	V_{POR}	1.5	1.9	2.3	V
Inputs, input/output SDA						
Input voltage LOW	note 2	V_{IL}	-0.8	—	$0.3 V_{DD}$	V
Input voltage HIGH	note 2	V_{IH}	$0.7 V_{DD}$	—	$V_{DD} + 0.8$	V
Output current LOW	$V_{OL} = 0.4$ V	I_{OL}	3	—	—	mA
Leakage current	$V_I = V_{DD}$ or V_{SS}	$ I_{LI} $	—	—	1	μ A
Inputs A0 to A2; TEST						
Input leakage current	$V_I = V_{DD}$ or V_{SS}	$\pm I_{LI}$	—	—	250	nA
Inputs SCL; SDA						
Input capacitance	$V_I = V_{SS}$	C_I	—	—	7	pF
LOW V_{DD} data retention						
Supply voltage for data retention		V_{DDR}	1	—	6	V
Supply current	$V_{DDR} = 1$ V	I_{DDR}	—	—	5	μ A
Supply current	$V_{DDR} = 1$ V; $T_{amb} = -25$ to $+70$ °C	I_{DDR}	—	—	2	μ A
Power saving mode						
	see Figs 12 and 13					
Supply current	TEST = V_{DD} ; $T_{amb} = 25$ °C					
PCF8570/PCF8570C		I_{DDR}	—	50	400	nA
PCF8571		I_{DDR}	—	50	200	nA
Recovery time		t_{HD2}	—	50	—	μ s

Notes to the characteristics

1. The power-on reset circuit resets the I²C-bus logic when $V_{DD} < V_{POR}$. The status of the device after a power-on reset condition can be tested by sending the slave address and testing the acknowledge bit.
2. If the input voltages are a diode voltage above or below the supply voltage V_{DD} or V_{SS} an input current will flow: this current must not exceed ± 0.5 mA.

128 × 8-bit/256 × 8-bit static RAMs with I²C-bus interface

PCF8570/8570C/8571

CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig.3 Bit transfer.

Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig.4 Definition of start and stop conditions.

128 × 8-bit/256 × 8-bit static RAMs with I²C-bus interface

PCF8570/8570C/8571

System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig.5 System configuration.

Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.6 Acknowledgement on the I²C-bus.

128 × 8-bit/256 × 8-bit static RAMs
with I²C-bus interface

PCF8570/8570C/8571

Timing specifications

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD}.

parameter	symbol	min.	typ.	max.	unit
SCL clock frequency	f _{SCL}	—	—	100	kHz
Tolerable spike width on bus	t _{SW}	—	—	100	ns
Bus free time	t _{BUF}	4.7	—	—	μs
Start condition set-up time	t _{SU; STA}	4.7	—	—	μs
Start condition hold time	t _{HD; STA}	4.0	—	—	μs
SCL LOW time	t _{LOW}	4.7	—	—	μs
SCL HIGH time	t _{HIGH}	4.0	—	—	μs
SCL and SDA rise time	t _r	—	—	1.0	μs
SCL and SDA fall time	t _f	—	—	0.3	μs
Data set-up time	t _{SU; DAT}	250	—	—	ns
Data hold time	t _{HD; DAT}	0	—	—	ns
SCL LOW to data out valid	t _{VD; DAT}	—	—	3.4	μs
Stop condition set-up time	t _{SU; STO}	4.0	—	—	μs




Fig.7 I²C-bus timing diagram.

128 × 8-bit/256 × 8-bit static RAMs
with I²C-bus interface

PCF8570/8570C/8571

Bus protocol

Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure. The I²C-bus configuration for different PCF8570/PCF8570C/PCF8571 READ and WRITE cycles is shown in Fig.8.




Fig.8(a) Master transmits to slave receiver (WRITE mode).




Fig.8(b) Master reads after setting word address (WRITE word address; READ data).




Fig.8(c) Master reads slave immediately after first byte (READ mode).

128 × 8-bit/256 × 8-bit static RAMs with I²C-bus interface

PCF8570/8570C/8571

APPLICATION INFORMATION

The PCF8570/PCF8571 slave address has a fixed combination 1010 as group 1, while group 2 is fully programmable (see Fig.9). The PCF8570C has slave address 1011 as group 1, while group 2 is fully programmable (see Fig.10).




Fig.9 PCF8570 and PCF8571 address.





Fig.10 PCF8570C address.

Note

A0, A1, and A2 inputs must be connected to V_{DD} or V_{SS} but not left open-circuit.

128 × 8-bit/256 × 8-bit static RAMs
with I²C-bus interface

PCF8570/8570C/8571



It is recommended that a 4.7 μF/10 V solid aluminium capacitor (SAL) be connected between V_{DD} and V_{SS}.


Fig.11 Application diagram.

128 × 8-bit/256 × 8-bit static RAMs
with I²C-bus interface

PCF8570/8570C/8571

POWER SAVING MODE


With the condition TEST = V_{DD} or V_{DDR} the PCF8570/PCF8570C/PCF8571 goes into the power saving mode and I²C-bus logic is reset.



7296997

- (1) Power saving mode without 5 V supply voltage.
- (2) Power saving mode with 5 V supply voltage.
- (3) t_{SU} and t_{HD1} ≥ 4 μs and t_{HD2} ≥ 50 μs.

Fig.12 Timing for power saving mode.



7290776.3

- (1) In the operating mode TEST = 0; In the power saving mode TEST = V_{DDR}.

It is recommended that a 4.7 μF/10 V solid aluminium capacitor (SAL) be connected between V_{DD} and V_{SS}.

Fig.13 Application example for power saving mode.