


PD537BA


P-Channel Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	8mΩ @ $V_{GS} = -10V$	71A



TO-252



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current ²	I_D	71	A
$T_C = 100^\circ C$		45	
Pulsed Drain Current ¹	I_{DM}	160	
Avalanche Current	I_{AS}	36	
Avalanche Energy	E_{AS}	64.8	mJ
Power Dissipation	P_D	73	W
$T_C = 100^\circ C$		29	
Junction & Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	R_{0JC}		1.7	°C / W
Junction-to-Ambient	R_{0JA}		62.5	

¹Pulse width limited by maximum junction temperature.

²Package limitation current is -55A.

PD537BA P-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)







PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1	-1.6	-3	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 25\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
		$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			-10	
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -4.5\text{V}, I_D = -20\text{A}$		9.6	14	$\text{m}\Omega$
		$V_{\text{GS}} = -10\text{V}, I_D = -20\text{A}$		6.5	8	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -20\text{A}$	49			S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$		2464		pF
Output Capacitance	C_{oss}			374		
Reverse Transfer Capacitance	C_{rss}			271		
Gate Resistance	R_g	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		3.8		Ω
Total Gate Charge ²	$Q_g(V_{\text{GS}} = -10\text{V})$	$V_{\text{DS}} = -15\text{V}, I_D = -20\text{A}$		55		nC
	$Q_g(V_{\text{GS}} = -4.5\text{V})$			27		
Gate-Source Charge ²	Q_{gs}			8.3		
Gate-Drain Charge ²	Q_{gd}			11		
Turn-On Delay Time ²	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = -15\text{V}, I_D \approx -20\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 6\Omega$		15		nS
Rise Time ²	t_r			20		
Turn-Off Delay Time ²	$t_{\text{d}(\text{off})}$			41		
Fall Time ²	t_f			23		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current ³	I_s				-56	A
Forward Voltage ¹	V_{SD}	$I_F = -20\text{A}, V_{\text{GS}} = 0\text{V}$			-1.3	V
Reverse Recovery Time	t_{rr}	$I_F = -20\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		26		nS
Reverse Recovery Charge	Q_{rr}			13		nC

¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.






²Independent of operating temperature.

³Package limitation current is -55A.

PD537BA P-Channel Enhancement Mode MOSFET



PD537BA P-Channel Enhancement Mode MOSFET




PD537BA P-Channel Enhancement Mode MOSFET

Package Dimension

TO-252 (DPAK) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	8.9	10	10.41	J	4.8		5.64
B	2.1	2.2	2.4	K	0.15		1.1
C	0.4	0.5	0.61	L	0.4	0.76	0.89
D	0.82	1.2	1.5	M	4.2	4.58	5
E	0.4	0.5	0.61	S	4.9	5.1	5.3
F	0		0.2	T	4.6	4.75	5.44
G	5.3	6.1	6.3	U	1.4		1.78
H	0.9		1.7	V	0.55	1.25	1.7
I	6.3	6.5	6.8				




*因为各家封装模具不同而外观略有差异，不影响电性及Layout。


PD537BA

P-Channel Enhancement Mode MOSFET

A. Marking Information



B. Tape&Reel Information: 2500pcs/Reel




PD537BA **P-Channel Enhancement Mode MOSFET**

C. Lot.No. & Date Code rule


1.LOT.NO.

M N 15M21 03




2.Date Code

D Y M X XXX



3.Date Code (for Small package)

XX Y WW



PD537BA P-Channel Enhancement Mode MOSFET

D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm
2	Font style	Times New Roman or Arial (或可区分英文“0”和数字“0”，“G”和“Q”的字型即可)
3	Great Power	Height: 4 mm
4	Package	Height: 2 mm
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12
6	Device	Height: 3 mm (Max: 16 Digit)
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot
8	D/C	Height: 3 mm (Max: 7 Digit)
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed
10	Pb Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
11	Halogen Free label	 Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
12	Scan info	Device / Lot / D/C / QTY , Insert “ / ” between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least