


General Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

PPAK3x3 Asymmetric Dual Pin Configuration



	BVDSS	RDS(on)	ID
Q1	30V	10.5mΩ	19.5A
Q2	30V	10.5mΩ	19.5A

Features

- Improved dv/dt capability
- Fast switching
- 100% EAS Guaranteed
- Halogen free

Applications

- MB / VGA / Vcore
- POL Buck Applications
- SMPS 2nd SR

Absolute Maximum Ratings T_c=25°C unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
V _{DS}	Drain-Source Voltage	30	30	V
V _{GSS}	Gate-Source Voltage	±20	±20	V
I _D	Drain Current – Continuous (T _c =25°C)	19.5	19.5	A
	Drain Current – Continuous (T _c =100°C)	12.3	12.3	A
	Drain Current – Continuous (T _A =25°C)	10.8	10.8	A
	Drain Current – Continuous (T _A =100°C)	6.8	6.8	A
I _{DM}	Drain Current – Pulsed ¹	78	78	A
EAS	Single Pulse Avalanche Energy ²	13	13	mJ
IAS	Single Pulse Avalanche Current ²	16	16	A
P _D	Power Dissipation (T _c =25°C)	27	27	W
	Power Dissipation – Derate above 25°C	0.01	0.01	W/°C
T _{STG}	Storage Temperature Range	-55 to 150		°C
T _J	Operating Junction Temperature Range	-55 to 150		°C

Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Q1	Thermal Resistance Junction to ambient	---	62
R _{θJA}			---	62
R _{θJC}	Q1	Thermal Resistance Junction to Case	---	4.6
R _{θJC}			---	4.6

Static State Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =250uA	Q1	30	---	---
			Q2	30	---	---
$\Delta BV_{DSS}/\Delta T_J$	BV _{DSS} Temperature Coefficient	Reference to 25°C , I _D =1mA	Q1	---	0.04	---
			Q2	---	0.04	---
I _{DSS}	Drain-Source Leakage Current	V _{DS} =30V , V _{GS} =0V , T _J =25°C	Q1	---	---	1 uA
		Q2	---	---	1 uA	
		V _{DS} =24V , V _{GS} =0V , T _J =125°C	Q1	---	---	10 uA
		Q2	---	---	10 uA	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V , V _{DS} =0V	Q1	---	---	±100 nA
			Q2	---	---	±100 nA
R _{DSON}	Static Drain-Source On-Resistance ³	V _{GS} =10V , I _D =10A	Q1	---	8.5	10.5 mΩ
		V _{GS} =10V , I _D =10A	Q2	---	8.5	10.5 mΩ
		V _{GS} =4.5V , I _D =5A	Q1	---	11	14 mΩ
		V _{GS} =4.5V , I _D =5A	Q2	---	11	14 mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	Q1	1.2	1.6	2.5 V
			Q2	1.2	1.6	2.5 V
$\Delta V_{GS(th)}$	V _{GS(th)} Temperature Coefficient	V _{GS} =V _{DS} , I _D =250uA	Q1	---	-4	---
			Q2	---	-4	---
g _f	Forward Transconductance	V _{DS} =5V , I _D =5A	Q1	---	12	---
		V _{DS} =5V , I _D =5A	Q2	---	12	---

Dynamic Characteristics

Q _g	Total Gate Charge ^{3, 4}	V _{DS} =15V , V _{GS} =10V , I _D =5A	Q1	---	15.6	31	nC	
Q _{gs}	Gate-Source Charge ^{3, 4}		Q2	---	15.6	31		
Q _{gd}	Gate-Drain Charge ^{3, 4}		Q1	---	2.3	5		
Q _{gd}	Gate-Drain Charge ^{3, 4}		Q2	---	2.3	5		
T _{d(on)}	Turn-On Delay Time ^{3, 4}		Q1	---	3	6		
Q _{gd}	Gate-Drain Charge ^{3, 4}		Q2	---	3	6		
T _r	Rise Time ^{3, 4}	V _{DD} =15V , V _{GS} =10V , R _G =6Ω I _D =1A	Q1	---	3.8	7	ns	
			Q2	---	3.8	7		
T _{d(off)}	Turn-Off Delay Time ^{3, 4}		Q1	---	10	19		
			Q2	---	10	19		
T _f	Fall Time ^{3, 4}		Q1	---	22	42		
			Q2	---	22	42		
T _f	Fall Time ^{3, 4}		Q1	---	6.6	13		
			Q2	---	6.6	13		







C_{iss}	Input Capacitance	$V_{DS}=25V, V_{GS}=0V, F=1MHz$	Q1	---	620	900	pF
C_{oss}	Output Capacitance		Q2	---	620	900	
C_{rss}	Reverse Transfer Capacitance		Q1	---	85	125	
C_{rss}	Reverse Transfer Capacitance		Q2	---	85	125	
R_g	Gate resistance		Q1	---	60	90	
R_g	Gate resistance		Q2	---	60	90	
$V_{GS}=0V, V_{DS}=0V, F=1MHz$		$V_{GS}=0V, V_{DS}=0V, F=1MHz$	Q1	---	2.8	5.6	Ω
$V_{GS}=0V, V_{DS}=0V, F=1MHz$			Q2	---	2.8	5.6	Ω







Drain-Source Diode Characteristics



Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current	$V_G=V_D=0V, \text{Force Current}$	Q1	---	---	19.5 A
I_{SM}	Pulsed Source Current ³		Q2	---	---	19.5 A
V_{SD}	Diode Forward Voltage ³		Q1	---	---	39 A
V_{SD}	Diode Forward Voltage ³		Q2	---	---	39 A
$V_{GS}=0V, I_s=1A, T_J=25^\circ C$		$V_{GS}=0V, I_s=1A, T_J=25^\circ C$	Q1	---	---	1 V
$V_{GS}=0V, I_s=1A, T_J=25^\circ C$			Q2	---	---	1 V

Note :


1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
2. $V_{DD}=25V, V_{GS}=10V, L=0.1mH, Q1: I_{AS}=16A, Q2: I_{AS}=42A, R_G=25\Omega, \text{Starting } T_J=25^\circ C$.
3. The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
4. Essentially independent of operating temperature.


Fig.1 Q1 Continuous Drain Current vs. TC

Fig.2 Q1 Normalized RDS(on) vs. TJ

Fig.3 Q1 Normalized Vth vs. TJ

Fig.4 Q1 Gate Charge Waveform

Fig.5 Q1 Normalized Transient Impedance

Fig.6 Q1 Maximum Safe Operation Area



Fig.7 Q2 Continuous Drain Current vs. TC

Fig.8 Q2 Normalized RDS(on) vs. TJ

Fig.9 Q2 Normalized Vth vs. TJ

Fig.10 Q2 Gate Charge Waveform

Fig.11 Q2 Normalized Transient Impedance

Fig.12 Q2 Maximum Safe Operation Area


Fig.13 Switching Time Waveform

Fig.14 EAS Waveform

PPAK3x3 Asymmetric Dual Package Information



TAPE & REEL Information



ITEM	W	A0	B0	K0	P	F	E	S0	D0	P0	P2	T
DIM	12.00 ^{+0.30} _{-0.30}	3.40 ^{+0.10} _{-0.10}	3.40 ^{+0.10} _{-0.10}	1.10 ^{+0.10} _{-0.10}	8.00 ^{+0.10} _{-0.10}	5.50 ^{+0.15} _{-0.15}	1.75 ^{+0.10} _{-0.10}	0.00 ^{+0.15} _{-0.15}	1.50 ^{+0.10} _{-0.00}	4.00 ^{+0.10} _{-0.10}	2.00 ^{+0.10} _{-0.10}	0.30 ^{+0.05} _{-0.05}
ALTERNATE												

RECOMMEND FOOTPRINT Information

