PARADIGM®


32K x 36 Fast CMOS Synchronous Static SRAM with Linear Burst Counter and Output Register

Features

- ☐ Interfaces directly with the Motorola 680x0 and PowerPC[™] processors (100, 80, 60, 50 MHz)
- ☐ High Speed Clock Rates10, 12.5, 15, 20 ns- Cycle Times:10, 12.5, 15, 20 ns
- ☐ High Density 32K x 36 Architecture
- Output Register for Pipelined Designs
 Choice of 5V or 3V ±10% Output Vcc
- for output level compatability
- High Output Drive: 30 pF at Rated Taa
- Asynchronous Output Enable
- Self Timed Write Cycle
- Byte Writeable via Dual Write Strobes
- ☐ Internal interleaved burst read/write address counter
- Internal registers for Address, Data, Controls
 - Packages: 100-pin TQFP


Description

The PDM44066 is a 1,179,648 bit synchronous random access memory organized as 32,768 words by 36 bits. It has burst mode capability and interface controls designed to provide high performance in secondary cache designs for Motorola 680x0 and PowerPC™ microprocessors. Addresses, write data and all control signals except output enable are controlled through positive edge triggered registers. Write cycles are self timed and are also initiated by the rising edge of the clock. Controls are provided to allow burst reads and writes of up to four words in length. A two-bit burst address counter controls the two least significant bits of the address during burst reads and writes. The burst address counter uses the 2-bit counting scheme required by the Motorola 680x0 and PowerPC™ microprocessors. Individual write strobes provide byte write for the four 9-bit bytes of data. An asynchronous output enable simplifies interface to high speed buses. Separate output Vcc pins provide user controlled output levels of 5V or 3.3V, for 3.3V TTL compatibility.



TM PowerPC is a trademark of IBM Corp.

Pin Assignment



Pinout

| Name | 1/0 | Description | Name | VO. | Description |
|-----------|-----|----------------------------------|-------------------------------------|----------|--------------------------------------|
| A14-A2 | 1 | Address Inputs A14-A2 | CE, CE2, CE2 | ı | Chip EnableS |
| A1, A0 | 1 | Address Inputs A1 & A0 | A1 & A0 BW1-BW4 ! Byte Write Enable | | Byte Write Enables |
| DQ1-DQ32 | 1/0 | Read/Write Data | OE | 1 | Output Enable |
| DQP1-DQP4 | 1/0 | Read/Write Data | CLK | I | Clock |
| PDIS | l | Parity Disable (disables DQP1-4) | vcc | — | Array Power (+5V) |
| ADV | 1 | Burst Counter Advance | VCCQ | _ | Output Power for DQ's (+3.3V or +5V) |
| ADSC | 1 | Controller Address Status | GND | | Array Ground |
| ADSP | ı | Processor Address Status | GNDQ | | Output Ground for DQ's |

Asynchronous Truth Table

| Operation | OE | VO Status |
|------------|----|-----------------------|
| Read | L | Data Out |
| Read | Н | High-Z |
| Write | Х | High-Z: Write Data In |
| Deselected | Х | High-Z |

Burst Sequence Table

| Sequence | A14-A2 | A 1 | AO |
|-------------------|--------|------------|----|
| Start Address | XXXX | A1 | A0 |
| 1st Burst Address | XXXX | A1 | ĀŌ |
| 2nd Burst Address | XXXX | Αī | A0 |
| 3rd Burst Address | XXXX | Αī | ÃÕ |

NOTE: 1. X means Don't Care.

2. For a write operation following a read operation, OE must be high before the input data required setup time and held high through the input data hold time.

Synchronous Truth Table (See Notes 1 through 4)

| CE, CE2, CE2 | ADSP | ADSC | ADV | BW1-BW4 | CLK | Address | Operation |
|-----------------|------|------|-----|---------|-----|----------|-----------------------------|
| HXX, XLX or XXH | Х | L | Х | Х | 1 | N/A | Deselected |
| LHL | L | Х | Х | Х | 1 | External | Read Cycle, Begin Burst |
| LHL | Н | L | Х | L | 1 | External | Write Cycle, Begin Burst |
| LHL | Н | L | Х | Н | 1 | External | Read Cycle, Begin Burst |
| Х | Н | Н | L | L | 1 | Next | Write Cycle, Continue Burst |
| Х | Н | Н | L | Н | 1 | Next | Read Cycle, Continue Burst |
| Х | Н | Н | Н | L | 1 | Current | Write Cycle, Suspend Burst |
| Х | Н | Н | Н | Н | 1 | Current | Read Cycle, Suspend Burst |
| HXX | Х | Н | L | L | 1 | Next | Write Cycle, Continue Burst |
| HXX | Х | Н | L | Н | 1 | Next | Read Cycle, Continue Burst |
| HXX | Х | Н | Н | L | 1 | Current | Write Cycle, Suspend Burst |
| HXX | Х | Н | Н | Н | 1 | Current | Read Cycle, Suspend Burst |

- NOTE: 1. X means Don't Care.
 - 2. All inputs except OE must meet setup and hold times relative low-to-high transition of clock, CLK.
 - 3. Wait states are inserted by suspending burst.
 - 4. ADSP is gated by CE. Both ADSP and CE must be valid for ADSP to load the address register and force a read.



Burst Mode Operation

This is a synchronous part. All activities are initiated by the positive, low-to-high edge of the clock (CLK). This part can perform burst reads and writes with burst lengths of up to 4 words. The 4 word burst is created by using a burst counter to drive the two least significant bits of the internal RAM address. The burst counter is loaded at the start of the burst and is incremented for each word of the burst. The burst counter uses a modified binary sequence compatible with the cache line burst reload sequence of i486 microprocessors. This sequence is given in the Burst Sequence Table.

Burst transfers are initiated by the \overline{ADSC} or \overline{ADSP} signals. When the \overline{ADSP} and \overline{CE} signals are sampled low, a read cycle is started (independent of $\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$ or $\overline{BW4}$ and \overline{ADSC}), and prior burst activity is terminated. \overline{ADSP} is gated by \overline{CE} , so both must be active for \overline{ADSP} to load the address register and to initiate a read cycle. The address and the chip enable input (\overline{CE}) are sampled by the same edge that samples \overline{ADSP} . Read data is valid at the output after the specified delay from the clock edge.

When ADSC is sampled low and ADSP is sampled high, a read or write cycle is started depending on the state of BW1, BW2, BW3 or BW4. If BW1, BW2, BW3 and BW4 are all sampled high, a read cycle is started, as described above. If BW1, BW2, BW, or BW4 is sampled low, a write cycle is begun. The address, write data, and the chip enable inputs (CE, CE2 and CE2) are sampled by the same edge that samples ADSC and BW1 - BW4. The ADV line is held high for this clock edge to maintain the correct address for the internal write operation which will follow this second clock edge.

After the first cycle of the write burst, The state of BW1 - BW4 determines whether the next cycle is a read or write cycle, and \overline{ADV} controls the advance of the address counter. The \overline{ADV} signal advances the address counter. This increments the address to the next available RAM address. You write the next word in the burst by taking \overline{ADV} low and presenting the write data at the positive edge of the clock. If \overline{ADV} is sampled low, the burst counter advances and the write data (which is sampled by the same clock) is written into the internal RAM during the time following the clock edge.

This part has an output register. Output read data is available one cycle after the address register and burst counter are loaded or the burst counter is incremented.

Absolute Maximum Ratings

| Symbol | Rating | Com'l. | Unit |
|-------------------|--------------------------------------|--------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND | -0.5 to +7.0 | ٧ |
| T _A | Operating Temperature | 0 to +70 | °C |
| T _{BIAS} | Temperature Under Bias | -55 to +125 | °C |
| T _{STG} | Storage Temperature | -55 to +125 | °C |
| lout | DC Output Current | 50 | mA |

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

| Symbol | · | | | Тур. | Max. | Unit |
|------------------|---------------------|------|-----|------|------|------|
| V _{cc} | | | | 5.0 | 5.25 | V |
| V _{CCQ} | | 5V | 4.5 | 5.0 | 5.5 | V |
| | | 3.3V | 3.0 | 3.3 | 3.6 | ν |
| GND | Supply Voltage | 1 | 0 | 0 | 0 | V |
| Industrial | Ambient Temperature | | -40 | 25 | 85 | °C |
| Commercial | Ambient Temperature | | 0 | 25 | 70 | °C |

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 5\%$, All Temperature Ranges)

| Symbol | Description | Test Conditions | Min. | Max. | Unit |
|--------------------|------------------------|--|------|------------------|------------|
| IILI | Input Leakage Current | V_{CC} = MAX., V_{IN} = GND to V_{CC} | - | 1 | μА |
| ll _{LO} l | Output Leakage Current | V_{CC} = MAX., V_{OUT} = GND to V_{CC} | | 1 | μ A |
| V _{OL} | Output Low Voltage | V _{CC} = Min., I _{OL} = 8 mA | 0 | 0.4 | V |
| V _{OH} | Output High Voltage | $V_{CC} = Min., I_{OH} = -4 \text{ mA}$ | 2.4 | V _{CCQ} | ٧ |
| V _{IH} | Input HIGH Voltage | | 2.2 | 6 | ٧ |
| V _{IL} | Input LOW Voltage (1) | | -0.5 | 0.8 | ٧ |

NOTE: 1. Undershoots to -1.5 for 10 ns are allowed once per cycle.

Power Supply Characteristics

| Symbol | Description | Test Conditions | | -10 ns | -12 ns | -15 ns | -20 ns | Unit |
|------------------|--|---|--------|--------|--------|--------|--------|------|
| l _{CC1} | Active Supply Current: Outputs Open | V _{CC} = Max., Inputs @ 0.0V or 3.0V F = 1/T _{CYC} on Rclk & Wclk | Com'l. | 440 | 420 | 400 | 380 | mA |
| I _{SB} | Standby Current: Outputs Open | V _{CC} = Max., Inputs @ 0.0V or 3.0V F = 1/T _{CYC} , CE = V _{IH} | Com'l. | 100 | 90 | 80 | 70 | mA |

Capacitance ($T_A = +25$ °C, f = 1.0 MHz)


| Symbol | Parameter | Conditions | Max. | Unit |
|------------------|------------------------|-----------------------|------|------|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | 5 | pF |
| C _{OUT} | Output Leakage Current | V _{OUT} = 0V | 8 | pF |

NOTES: 1. Characterized values, not currently tested.

2. With output deselected.

AC Test Conditions

| Input Pulse Levels | GND to 3.0V |
|-------------------------------|---------------------|
| Input rise and fall times | 3 ns |
| Input timing reference levels | 1.5V |
| Output reference levels | 1.5V |
| Output Load | See Figures 1 and 2 |



(Includes Jig & scope capacitance)

(Includes Jig & scope capacitance)

Figure 1a. Output Load

Figure 1b. Output Disable Timing Load

480Ω

+5

AC Electrical Characteristics (V_{CC} = 5V ± 5%, All Temperature Ranges)


| Parameter | Symbol | -10 | -12 | -15 | -20 | Туре | Units | Notes |
|------------------------------------|------------------|-----|------|-----|-----|------|-------|-------|
| Clock Cycle time | tcyc | 10 | 12.5 | 15 | 20 | Min. | пѕ | |
| Clock to Data Valid (Std Load) | t _{CD} | 5 | 6 | 7 | 9 | Max. | ns | 5 |
| Clock to Data Valid (0 pF Load) | t _{CD0} | 4 | 5 | 6 | 8 | Min. | ns | |
| Output Enable | t _{OE} | 5 | 5 | 6 | 7 | Max. | ns | |
| Clock to Data Low-Z | t _{dc1} | 3 | 3 | 3 | 3 | Min. | ns | |
| Clock to Data Hold Time | t _{dc2} | 3 | 3 | 3 | 3 | Min. | ns | |
| OE to Output Low-Z ⁽¹⁾ | toLZ | 0 | 0 | 0 | 0 | Min. | ns | 1 |
| OE to Output High-Z ⁽¹⁾ | tonz | 2 | 2 | 2 | 2 | Min. | ns | 1, 6 |
| | | 5 | 5 | 6 | 7 | Мах. | ns | 1, 6 |
| Clock to Data High-Z | t _{CZ} | 6 | 6 | 7 | 8 | Max. | ns | 1, 6 |
| Clock High/Low | t _W | 4 | 5 | 6 | 7 | Min. | ns | |
| Setup Time | t _S | 2.5 | 2.5 | 2.5 | 3 | Min. | ns | 7 |
| Hold Time | t _H | 0.5 | 0.5 | 0.5 | 0.5 | Min. | ns | 7 |

NOTES: 1. Values characterized and guaranteed by design, not currently tested.

- 2. A read cycle is defined by BW1, BW2, BW3 and BW4 high or ADSP low for the setup and hold times. A write cycle is defined by BW1, BW2, BW3 or BW4 low and ADSP high for the set up and hold times.
- 3. All read and write cycle timings are referenced from CLK or OE.
- 4. OE is a don't care when BW1, BW2, BW3 or BW4 is sampled low.
- 5. Maximum access times are guaranteed for all possible i486 external bus cycles.
- 6. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled rather than 100% tested. At any given voltage and temperature, t_{CHZ} max is less than t_{CLZ} min for a given device and from device to device.
- 7. This is a synchronous device. All addresses must meet the specified setup and hold times for ALL rising edges of CLK whenever ADSP or ADSC is low, and the chip is enabled. Chip enable must be valid at each rising edge of clock for the device (when ADSP or ADSC is low) to remain enabled.
- 8. This device has an ouput data register. Read data is available one clock cycle after the address register and burst counter have been loaded or the burst counter has been incremented.

www.DataSheet4U.com


ADSP Read Timing Diagram



NOTES:

E is the AND of CE, CE2 and CE2 valid.


ADSP Write Timing Diagram



NOTES:

- 1. E is the AND of CE, CE2 and CE2 valid.
- 2. UW and LW are ignored for the first cycle when ADSP initiates the burst. ADSP active loads a new address into the address counter and forces the first cycle to be a read cycle.


ADSC Read Timing Diagrams



NOTES:

1. E is the AND of CE, CE2 and CE2 valid.


ADSC Write Timing Diagram



NOTES:

- 1. E is the AND of CE, CE2 and CE2 valid.
- 2. UW and LW are ignored for the first cycle when ADSP initiates the burst. ADSP active loads a new address into the address counter and forces the first cycle to be a read cycle.

Ordering Information



Chip Description

PDM44066 100-pin TQFP