8-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU10256H)



FEATURES

PACKAGES N/C N/C GND D N/C 39 N/C Digitally programmable in 128 delay steps 470 OUT • ENB 🗆 2 OUT A2 38 Monotonic delay-versus-address variation GND 37 A1 ENB VFF 36 Precise and stable delays • 35 A0 N/C N/C N/C Input & outputs fully 10KH-ECL interfaced & buffered A5 N/C A0 [7 42 A1 Fits 48-pin DIP socket GND A4 32 VEE 🛛 8 41 A2 ENB 110 31 VFF GND 9 40 GND N/C 30 A3 N/C N/C 29 12 N/C 13 N/C **PIN DESCRIPTIONS** N/C 14 N/C N/C 115 26 N/C **1**16 N/C 25 N/C N/C N/C IN Signal Input 17 24 **1**8 GND A7 OUT Signal Output A3 15 34 A4 ENB 19 VEE VEE 16 33 A5 IN 20 A6 A0-A7 Address Bits GND 017 32 GND ENB Output Enable PDU10256H-xxC5 SMD VEE -5 Volts PDU10256H-xxMC5 Mil SMD IN [19 GND Ground PDU10256H-xx DIP A6 23 PDU10256H-xxM Mil DIP VEE 24 25 A7

FUNCTIONAL DESCRIPTION

The PDU10256H-series device is an 8-bit digitally programmable delay line. The delay, TD_A, from the input pin (IN) to the output pin (OUT) depends on the address code (A7-A0) according to the following formula:

 $TD_A = TD_0 + T_{INC} * A$

where A is the address code, T_{INC} is the incremental delay of the device, and TD₀ is the inherent delay of the device. The incremental delay is specified by the dash number of the device and can range from 0.5ns through 10ns, inclusively. The enable pin (ENB) is held LOW during normal operation. When this signal is brought HIGH, OUT is forced into a LOW state. The address is not latched and must remain asserted during normal operation.

SERIES SPECIFICATIONS

Total programmed delay tolerance: 5% or 2ns, whichever is greater

Inherent delay (TD₀): 12ns typical

- Setup time and propagation delay: • Address to input setup (T_{AIS}): 3.6ns Disable to output delay (T_{DISO}): 1.7ns typical
- Operating temperature: 0° to 70° C
- **Temperature coefficient:** 100PPM/°C (excludes TD₀)
- Supply voltage V_{EE}: -5VDC \pm 5% •
- Power Dissipation: 925mw typical (no load)
- Minimum pulse width: 16% of total delay

DASH NUMBER SPECIFICATIONS

Part Number	Incremental Delay Per Step (ns)	Total Delay (ns)	
PDU10256H5	0.5 ± 0.3	127.5 ± 6.4	
PDU10256H-1	1.0 ± 0.5	255 ± 12.8	
PDU10256H-2	2.0 ± 0.5	510 ± 25.5	
PDU10256H-3	3.0 ± 1.0	765 ± 38.2	
PDU10256H-4	4.0 ± 1.0	1020 ± 51.0	
PDU10256H-5	5.0 ± 1.5	1275 ± 63.8	
PDU10256H-6	6.0 ± 1.5	1530 ± 76.5	
PDU10256H-8	8.0 ± 2.0	2040 ± 102	
PDU10256H-10	10.0 ± 2.0	2550 ± 128	

NOTE: Any dash number between .5 and 10 not shown is also available.

©1997 Data Delay Devices

APPLICATION NOTES

ADDRESS UPDATE

The PDU10256H is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, T_{OAX} , is required before the address lines can change. This time is given by the following relation:

$$T_{OAX} = max \{ (A_i - A_{i-1}) * T_{INC}, 0 \}$$

where A_{i-1} and A_i are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{OAX} has elapsed.

A similar situation occurs when using the ENB signal to disable the output while IN is active. In this case, the unit must be held in the disabled state until the device is able to "clear" itself. This is achieved by holding the ENB signal high and the IN signal low for a time given by:

 $T_{DISH} = A_i * T_{INC}$

Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{DISH} has elapsed.

INPUT RESTRICTIONS

There are three types of restrictions on input pulse width and period listed in the **AC Characteristics** table. The **recommended** conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The **suggested** conditions are those for which signals will propagate through the unit without significant distortion. The **absolute** conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.

Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.




Figure 1: Timing Diagram

DEVICE SPECIFICATIONS

PARAMETER		SYMBOL	MIN	TYP	UNITS
Total Programmable Delay		TD _T		127	T _{INC}
Inherent Delay		TD ₀		12.0	ns
Disable to Output Low Delay		T _{DISO}		1.7	ns
Address to Enable Setup Time		T _{AENS}	1.0		ns
Address to Input Setup Time		T _{AIS}	3.6		ns
Enable to Input Setup Time		T _{ENIS}	3.6		ns
Output to Address Change		T _{OAX}	See Text		
Disable Hold Time		T _{DISH}	See Text		
Input Period	Absolute	PERIN	12		% of TD_T
	Suggested	PERIN	32		% of TD_T
	Recommended	PERIN	200		% of TD_T
Input Pulse Width	Absolute	PWIN	6		% of TD_T
	Suggested	PWIN	16		% of TD_T
	Recommended	PWIN	100		% of TD_T

TABLE 1: AC CHARACTERISTICS


TABLE 2: ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V _{EE}	-7.0	0.3	V	
Input Pin Voltage	V _{IN}	V _{EE} - 0.3	0.3	V	
Storage Temperature	T _{STRG}	-55	150	С	
Lead Temperature	T _{LEAD}		300	С	10 sec

TABLE 3: DC ELECTRICAL CHARACTERISTICS (0C to 75C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V _{OH}	-1.020		-0.735	V	$V_{IH} = MAX,50\Omega$ to -2V
Low Level Output Voltage	V _{OL}	-1.950		-1.600	V	$V_{IL} = MIN, 50\Omega$ to -2V
High Level Input Voltage	V _{IH}			-1.070	V	
Low Level Input Voltage	V _{IL}	-1.480			V	
High Level Input Current	I _{IH}			475	μA	$V_{IH} = MAX$
Low Level Input Current	I _{IL}	0.5			μA	$V_{IL} = MIN$

PACKAGE DIMENSIONS




PDU10256H-xxC5 (Commercial SMD) PDU10256H-xxMC5 (Military SMD)


DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT:		OUTPUT:	
Ambient Temperature	$\pm 25^{\circ}C \pm 3^{\circ}C$	Load:	50 Ω to -2V
Supply Voltage (Vcc):	$-5.0V \pm 0.1V$	C _{load} :	5pf ± 10%
Input Pulse:	Standard 10KH ECL	Threshold:	(V _{OH} + V _{OL}) / 2
	levels		(Rising & Falling)
Source Impedance:	50Ω Max.		
Rise/Fall Time:	2.0 ns Max. (measured		
	between 20% and 80%)		
Pulse Width:	PW _{IN} = 1.5 x Total Delay		
Period:	PER _{IN} = 10 x Total Delay		

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.





Timing Diagram For Testing