3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU138)

FEATURES

- Digitally programmable in 8 delay steps •
- Monotonic delay-versus-address variation •
- Precise and stable delays •
- Input & outputs fully TTL interfaced & buffered •
- 10 T²L fan-out capability
- Fits standard 16-pin DIP socket •
- Auto-insertable

(R) data inc.

PIN DESCRIPTIONS

Delay Line Input

Address Bit 2

Address Bit 1

Address Bit 0

Output Enable

+5 Volts

Non-inverted Output

PACKAGES

N/C		1		VCC	
N/C		2	15	N/C	
N/C		3	14	N/C	
IN		4	13	N/C	
OUT		5	12	N/C	
N/C		6	11	A0	
EN/		7	10	A1	
GND		8	9	A2	
PDI 1138-yy			DIP		

2DU138-xx PDU138-xxM Military DIP

IN

A2

A1 A0

OUT

FUNCTIONAL DESCRIPTION

The PDU138-series device is a 3-bit digitally programmable delay line. The delay, TD_A, from the input pin (IN) to the output pin (OUT) depends on the address code (A2-A0) according to the following formula:

$$TD_A = TD_0 + T_{INC} * A$$

EN/ where A is the address code, T_{INC} is the incremental delay of the device, VCC and TD_0 is the inherent delay of the device. The incremental delay is GND Ground specified by the dash number of the device and can range from 0.5ns through 50ns, inclusively. The enable pin (EN/) is held LOW during normal operation. When this signal is brought HIGH, OUT is forced into the LOW state. The address is not latched and must remain asserted during normal operation.

SERIES SPECIFICATIONS

- Total programmed delay tolerance: 5% or 1ns, whichever is greater
- Inherent delay (TD₀): 7ns typical (OUT)
 - Setup time and propagation delay: Address to input setup (T_{AIS}): 12ns tvp. Disable to output delay (T_{DISO}): 12ns typ.
- Operating temperature: 0° to 70° C •
- Temperature coefficient: 100PPM/°C (excludes TD₀)
- Supply voltage V_{cc}: $5VDC \pm 5\%$ •
- Supply current: I_{CCH} = 45ma
 - $I_{CCL} = 20ma$
- Minimum pulse width: 20% of total delay

DASH NUMBER SPECIFICATIONS

Part Number	Incremental Delay Per Step (ns)	Total Delay Change (ns)
PDU1385	.5 ± .3	3.5 ± 1.0
PDU138-1	1 ± .4	7 ± 1.0
PDU138-2	2 ± .4	14 ± 1.0
PDU138-5	5 ± .6	35 ± 1.8
PDU138-10	10 ± 1.0	70 ± 3.5
PDU138-12	12 ± 1.2	84 ± 4.2
PDU138-15	15 ± 1.3	105 ± 5.3
PDU138-20	20 ± 1.5	140 ± 7.0
PDU138-40	40 ± 2.0	280 ± 14.0
PDU138-50	50 ± 2.5	350 ± 17.5

NOTE: Any dash number between .5 and 50 not shown is also available.

©2002 Data Delay Devices

•

APPLICATION NOTES

ADDRESS UPDATE

The PDU138 is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, T_{OAX} , is required before the address lines can change. This time is given by the following relation:

$$T_{OAX} = max \{ (A_i - A_{i-1}) * T_{INC}, 0 \}$$

where A_{i-1} and A_i are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{OAX} has elapsed.

A similar situation occurs when using the EN/ signal to disable the output while IN is active. In this case, the unit must be held in the disabled state until the device is able to "clear" itself. This is achieved by holding the EN/ signal high and the IN signal low for a time given by:

$$T_{DISH} = A_i * T_{INC}$$

Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{DISH} has elapsed.

INPUT RESTRICTIONS

There are three types of restrictions on input pulse width and period listed in the **AC Characteristics** table. The **recommended** conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The **suggested** conditions are those for which signals will propagate through the unit without significant distortion. The **absolute** conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.

Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.




Figure 1: Timing Diagram

DEVICE SPECIFICATIONS

PARAM	SYMBOL	MIN	TYP	UNITS	
Total Programmable Delay		ΤD _T		7	T _{INC}
Inherent Delay		TD ₀		7.0	ns
Disable to Output Lo	ow Delay	T _{DISO}		12.0	ns
Address to Enable S	Setup Time	T _{AENS}	2.0		ns
Address to Input Setup Time		T _{AIS}	12.0		ns
Enable to Input Setup Time		T _{ENIS}	12.0		ns
Output to Address Change		T _{OAX}	See Text		
Disable Hold Time		T _{DISH}	See Text		
Input Period	Absolute	PERIN	20		% of TD_T
	Suggested	PER	50		% of TD_T
	Recommended	PERIN	200		% of TD_T
	Absolute	PWIN	10		% of TD_T
Input Pulse Width	Suggested	PWIN	25		% of TD_T
	Recommended	PWIN	100		% of TD_T

TABLE 1: AC CHARACTERISTICS

TABLE 2: ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V _{CC}	-0.3	7.0	V	
Input Pin Voltage	V _{IN}	-0.3	V _{DD} +0.3	V	
Storage Temperature	T _{STRG}	-55	150	С	
Lead Temperature	T _{LEAD}		300	С	10 sec

TABLE 3: DC ELECTRICAL CHARACTERISTICS


(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V _{OH}	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = MAX$
						$V_{IH} = MIN, V_{IL} = MAX$
Low Level Output Voltage	V _{OL}		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = MAX$
						$V_{IH} = MIN, V_{IL} = MAX$
High Level Output Current	I _{OH}			-1.0	mA	
Low Level Output Current	I _{OL}			20.0	mA	
High Level Input Voltage	V _{IH}	2.0			V	
Low Level Input Voltage	V _{IL}			0.8	V	
Input Clamp Voltage	V _{IK}			-1.2	V	$V_{CC} = MIN, I_I = I_{IK}$
Input Current at Maximum	I _{IHH}			0.1	mA	$V_{CC} = MAX, V_1 = 7.0V$
Input Voltage						
High Level Input Current	I _{IH}			20	μA	$V_{CC} = MAX, V_I = 2.7V$
Low Level Input Current	١ _{١L}			-0.6	mA	$V_{CC} = MAX, V_1 = 0.5V$
Short-circuit Output Current	l _{os}	-60		-150	mA	$V_{CC} = MAX$
Output High Fan-out				25	Unit	
Output Low Fan-out				12.5	Load	

PACKAGE DIMENSIONS








Military DIP (PDU138-xxM)


DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT:		OUTPUT:	
Ambient Temperature:	$25^{\circ}C \pm 3^{\circ}C$	Load:	1 FAST-TTL Gate
Supply Voltage (Vcc):	$5.0V\pm0.1V$	C _{load} :	5pf ± 10%
Input Pulse:	$High = 3.0V \pm 0.1V$	Threshold:	1.5V (Rising & Falling)
	$Low = 0.0V \pm 0.1V$		
Source Impedance:	50Ω Max.		
Rise/Fall Time:	3.0 ns Max. (measured		
	between 0.6V and 2.4V)		
Pulse Width:	PW _{IN} = 1.5 x Total Delay		
Period:	PER _{IN} = 4.5 x Total Delay		

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.





Timing Diagram For Testing