

N-Channel Enhancement Mode Power MOSFET

Description


The PE10N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 100V, I_D = 9.6A$
- $R_{DS(ON)} < 130m\Omega @ V_{GS}=10V$ (Typ:105mΩ)
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application


- Power switching application
- Hard switched and high frequency circuits
-



Schematic diagram



Marking and pin assignment



TO-252-2L top view

Absolute Maximum Ratings ($T_C=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	9.6	A
Drain Current-Continuous($T_C=100^\circ C$)	$I_D (100^\circ C)$	6.5	A
Pulsed Drain Current	I_{DM}	58	A
Maximum Power Dissipation	P_D	30	W
Derating factor		0.24	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	150	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

Thermal Characteristic




Thermal Resistance,Junction-to-Case(Note 2)	$R_{\theta JC}$	4.17	$^{\circ}\text{C}/\text{W}$
---	-----------------	------	-----------------------------

Electrical Characteristics ($T_c=25^{\circ}\text{C}$ unless otherwise noted)







Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	110	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.8	2.5	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=5\text{A}$	-	105	140	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}}=25\text{V}, I_{\text{D}}=6\text{A}$	3.5	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	690	-	PF
Output Capacitance	C_{oss}		-	120	-	PF
Reverse Transfer Capacitance	C_{rss}		-	90	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=2\text{A}, R_{\text{L}}=15\Omega$ $V_{\text{GS}}=10\text{V}, R_{\text{G}}=2.5\Omega$	-	11	-	nS
Turn-on Rise Time	t_r		-	7.4	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	35	-	nS
Turn-Off Fall Time	t_f		-	9.1	-	nS
Total Gate Charge	Q_g	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=3\text{A}, V_{\text{GS}}=10\text{V}$	-	15.5	-	nC
Gate-Source Charge	Q_{gs}		-	3.2	-	nC
Gate-Drain Charge	Q_{gd}		-	4.7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=9\text{A}$	-	-	1.2	V
Diode Forward Current (Note 2)	I_{S}		-	-	9.6	A
Reverse Recovery Time	t_{rr}	$T_J = 25^{\circ}\text{C}, IF = 6\text{A}$ $dI/dt = 100\text{A}/\mu\text{s}$ (Note 3)	-	21	-	nS
Reverse Recovery Charge	Q_{rr}		-	97	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leqslant 10$ sec.
3. Pulse Test: Pulse Width $\leqslant 300\ \mu\text{s}$, Duty Cycle $\leqslant 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition : $T_j=25^{\circ}\text{C}, V_{\text{DD}}=50\text{V}, V_{\text{G}}=10\text{V}, L=0.5\text{mH}, R_g=25\Omega$

Test Circuit**1) E_{AS} test Circuit****2) Gate charge test Circuit****3) Switch Time Test Circuit**

Typical Electrical and Thermal Characteristics (Curves)






Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{GS(\text{th})}$ vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

TO-252-2L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.660	0.860	0.026	0.034
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	4.830 REF.		0.190 REF.	
E	6.000	6.200	0.236	0.244
e	2.186	2.386	0.086	0.094
L	9.800	10.400	0.386	0.409
L1	2.900 REF.		0.114 REF.	
L2	1.400	1.700	0.055	0.067
L3	1.600 REF.		0.063 REF.	
L4	0.600	1.000	0.024	0.039
Φ	1.100	1.300	0.043	0.051
θ	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.350 REF.		0.211 REF.	