

N-Channel Enhancement Mode Power MOSFET

Description


The PE6050K uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 60V$, $I_D = 50A$
- $R_{DS(ON)} < 18m\Omega$ @ $V_{GS} = 10V$
- $R_{DS(ON)} < 22m\Omega$ @ $V_{GS} = 4.5V$
- High Power and current handling capability
- Lead free product is acquired
- Surface Mount Package

Application


- PWM applications
- Load switch
- Power management



Schematic diagram



Marking and pin assignment



TO-252-2L

Absolute Maximum Ratings ($T_c = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	50	A
Drain Current-Continuous ($T_c = 100^\circ C$)	$I_D (100^\circ C)$	35.4	A
Pulsed Drain Current	I_{DM}	200	A
Maximum Power Dissipation	P_D	85	W
Single pulse avalanche energy (Note 5)	E_{AS}	169	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C

Thermal Characteristic




Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.8	°C/W
--------------------------------------	-----------------	-----	------

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_{\text{D}}=250\mu\text{A}$	60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=60\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_{\text{D}}=250\mu\text{A}$	1.2	1.6	2.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_{\text{D}}=20\text{A}$	-	14	18	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_{\text{D}}=20\text{A}$	-	17	22	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_{\text{D}}=20\text{A}$	-	40	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=30\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{F}=1.0\text{MHz}$	-	2950	-	PF
Output Capacitance	C_{oss}		-	120	-	PF
Reverse Transfer Capacitance	C_{rss}		-	110	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$\text{t}_{\text{d(on)}}$	$\text{V}_{\text{DD}}=30\text{V}, \text{R}_{\text{L}}=6.7\Omega$ $\text{V}_{\text{GS}}=5\text{V}, \text{R}_{\text{G}}=3\Omega$	-	15	-	nS
Turn-on Rise Time	t_r		-	20	-	nS
Turn-Off Delay Time	$\text{t}_{\text{d(off)}}$		-	120	-	nS
Turn-Off Fall Time	t_f		-	15.6	-	nS
Turn-on Delay Time	$\text{t}_{\text{d(on)}}$	$\text{V}_{\text{DD}}=30\text{V}, \text{R}_{\text{L}}=6.7\Omega$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_{\text{G}}=3\Omega$	-	7.4	-	nS
Turn-on Rise Time	t_r		-	5.1	-	nS
Turn-Off Delay Time	$\text{t}_{\text{d(off)}}$		-	28.2	-	nS
Turn-Off Fall Time	t_f		-	5.5	-	nS
Total Gate Charge	Q_{g}	$\text{V}_{\text{DS}}=30\text{V}, \text{I}_{\text{D}}=20\text{A}, \text{V}_{\text{GS}}=10\text{V}$	-	50	-	nC
Gate-Source Charge	Q_{gs}		-	6	-	nC
Gate-Drain Charge	Q_{gd}		-	15	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_{\text{s}}=20\text{A}$	-		1.2	V
Diode Forward Current (Note 2)	I_{s}		-	-	50	A
Reverse Recovery Time	t_{rr}	$\text{T}_{\text{J}} = 25^\circ\text{C}, \text{IF} = 20\text{A}$ $\text{di/dt} = 100\text{A}/\mu\text{s}$ (Note 3)	-	28	-	nS
Reverse Recovery Charge	Q_{rr}		-	40	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition : $\text{T}_{\text{j}}=25^\circ\text{C}, \text{V}_{\text{DD}}=30\text{V}, \text{V}_{\text{G}}=10\text{V}, \text{L}=0.5\text{mH}, \text{R}_{\text{G}}=25\Omega$

Test Circuit**1) E_{AS} test Circuit****2) Gate charge test Circuit****3) Switch Time Test Circuit**

Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current










Figure 6 Source- Drain Diode Forward

**Figure 7 Capacitance vs Vds****Figure 9 BV_{dss} vs Junction Temperature****Figure 8 Safe Operation Area****Figure 10 $V_{gs(th)}$ vs Junction Temperature****Figure 11 Normalized Maximum Transient Thermal Impedance**

TO-252-2L Package Information



Symbol	Dimensions In Millimeters		
	Min.	Typ.	Max.
A	2.200	2.300	2.400
A1	0.000	--	0.127
b	0.660	0.760	0.860
D	6.500	6.600	6.700
D1	5.100	5.330	5.460
C	0.450	0.500	0.600
D2	4.830 TYP.		
E	6.000	6.100	6.200
e	2.186	2.286	2.386
L	9.800	10.100	10.400
L1	2.900 TYP.		
L2	1.400	1.500	1.600
L3	1.800 TYP.		
L4	0.600	0.800	1.000
L5	0.900	--	1.250
Φ	1.100.	--	1.300
V	5.350		