

Product Specification PE64905


UltraCMOS[®] Digitally Tunable Capacitor (DTC) 100 - 3000 MHz

Features

- 2-wire (I²C compatible) Serial Interface with built-in bias voltage generation and ESD protection
- DuNE[™]-enhanced UltraCMOS[®] device
- 5-bit 32-state Digitally Turable Capacitor
- Series configuration C = 0.60 4.60 pF 7:1 tuning ratio) in discrete 129 fF steps
- Shunt configuration C = 1.10 5.10 pF(4.6:1 tuning ratio) in discrete 129 fF steps
- . High RF Power Handling up to 38 dBm, 30 Vpk RF) and High binearity
- Wide power supply range (2.3 to 3.6V) and low current consumption typ. 140 µA a 26V)
- 5 W HBM ESD tolerance on Excellent 1. all pins
- 2 x 2 x 0.45 mm QFN package Applications include:
 - **Tunable Filter Networks**
 - **Tunable Antennas**
 - RFID
 - **Tunable Matching Networks**
 - Phase Shifters
 - Wireless Communications

Figure 2. Package Type

10L 2 x 2 x 0.45 mm QFN package



Product Description

The PE64905 is a DuNE[™]-enhanced Digitally Tunable Capacitor (DTC) based on Peregrine's UltraCMOS[®] technology. DTC products provide a monolithically integrated impedance tuning solution for demanding RF applications.


The PE64905 offers high RF power handling and ruggedness, while meeting challenging harmonic and linearity requirements.

This highly versatile product can be used in series or shunt configurations to support a wide variety of tuning circuit topologies.

The device is controlled through the widely supported 2-wire (1²C compatible) interface and has two selectable addresses for implementations with multiple DTCs. All decoding an biasing is integrated on-chip, and no external bypassing, of filtering components are required.

Peregrine's DuNE[™] technology enables excellent linearit and exceptional harmonic performance. DuNE devices the the deliver performance superior to GaAs devices CEV economy and integration of conventional CMOS.





71-0066-01

©2011-2012 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0335-06 | www.psemi.com



Table 1. Electrical Specifications @ 25°C, V_{DD} = 2.6V

Parameter	Configuration	Condition	Min	Тур	Мах	Units
Operating Frequency Range	Both		100		3000	MHz
Minimum Capacitance	Series Shunt	State = 00000, 100 MHz (RF+ to RF-) State = 00000, 100 MHz (RF+ to Grounded RF-)	0.49 0.99	0.60 1.10	0.71 1.21	pF
Maximum Capacitance	Series Shunt	State = 11111, 100 MHz (RF+ to RF-) State = 11111, 100 MHz (RF+ to Grounded RF-)	4.09 4.59	4.60 5.10	5.11 5.61	pF
Parasitic Capacitance	Series	All States, 100 MHz (RF+ to GND, RF- to GND)		0.5		pF
Tuning Ratio	Series Shunt	100 MHz 100 MHz		7.7:1 4.6:1		
Step Size	Both	5 bits (32 states), constant step size (100 MHz)		0.129		pF
Equivalent Series Resistance	Series	State = 00000 State = 11111		1.40 1.33		Ω
Quality Factor (C _{min}) ¹	Shunt	100 MHz, with L_s removed 1 GHz, with L_s removed 2 GHz, with L_s removed 3 GHz, with L_s removed		10 35 32		
Quality Factor (C _{max}) ¹	Shunt	100 MHz, with L _s removed 1 GHz, with L _s removed 2 GHz, with L _s removed 3 GHz, with L _s removed	6	27 25 11 6		
Self Resonant Frequency	Shunt	State 00000 State 11111		7.5 3.1		GHz
Harmonics (2fo) ²	0	100 NHz - 3 GHz			-36	dBm
Harmonics (3fo) ²	Series	100 MHz - 3 GHz			-36	dBm
Input Intercept Point (2nd Order)	Series	100 MHz 3 GHz, +18 dBm per tone, 1 MNz Spacing		105		dBm
Input Intercept Point (3rd Order)	Series	100 MHz -3 GHz, +18 dBm per tone, 1 MHz Spacing		65		dBm
Switching Time ^{3, 4}	Both	50% CTPL to 10/90% dens sapacitance between any two states			12	μs
Start-up Time ³	Both	Time from V_{DD} within specification to all performances within specification			100	μs
Wake-up Time ^{3, 4}	Both	State change from standby mode to RF state to all perfor- mances within specification			100	μs

Notes: 1. Q for a unt DTC based Series LC equivalent circu $Q = X_C/F$

 $L_{X_{c}}$, $X_{L} = 2*pi*f*L$, $X_{c} = br/(2*f*f*C)$, which is equal to removing the effect of parasitic inductance L_{s} . ports. Pulsed RF input with 4620 µs period, 50% duty cycle, measured per 3GPP TS 45.005. RF- must be provide to achieve specified performance. In edge of SCL for ACK bit following data word. X-X_L)/R, where X

or shunt between 5

 In series
DC path
State characteristics ground at RF+ ar



Figure 3. Pin Configuration (Top View)





Table 2. Pin Descriptions

Pin #	Pin Name	Description	
1	RF-	Negative RF Port ¹	
2	RF-	Negative RF Port ¹	
3	DGND	Ground	
4	V _{DD}	Power supply pin	
5	SCL	Serial interface Clock input	
6	ADDR	Serial Interface Address Input	
7	SDA	Serial interface Data input	
8	RF+	Positive RF Port ¹	
9	RF+	Positive RF Port ¹	
10	GND	RF Ground	

Note 1: Pins 1-2 and 8-9 must be tied together on PCB for optimal performance

Table 3. Operating Ranges



Notes: 1. Maximum Power Available from 50Ω Source. Pulsed RF input with $4620 \ \mu$ S period, 50% duty cycle, measured per 3GPP TS 45.005. 2. Node voltages defined per Equivalent Circuit Model Schematic (*Figure 18*). When DTC is used as a part of reactive network, impedance transformation may cause the internal RF voltages (V_P, V_M) to exceed Peak Operating RF Voltage even with specified RF Input Power Levels. For operation above about +20 dBm (100 mW), the complete RF circuit must be simulated using actual input power and load conditions, and internal node voltages (V_P, V_M in *Figure 18*) monitored to not exceed 30 Vpk.

Table 4. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Power supply voltage	-0.3	4.0	V
Vi	Voltage on any DC input	-0.3	4.0	V
V_{ESD}	ESD Voltage (HBM, MIL_STD 883 Method 3015.7)		1500	V

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS[®] device, observe the same precautions that you world use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified nating.

atch-Up Avoidance

Inlike conventional CMOS devices, UltraCMOS[®] evices are impound to latch-up.


Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE64005 in the 10-lead 2 x 2 x 0.45 mm QFN package is MSL1.

Document No. 70-0335-06 | www.psemi.com

©2011-2012 Peregrine Semiconductor Corp. All rights reserved.






Page 4 of 11









Operation at Frequencies Below 100 MHz

The PE64905 may be operated below the 100 MHz specified minimum operating frequency. The total capacitance and peak operating RF voltage are derated down to 1 MHz. *Figure 13* shows the total shunt capacitance from 1 MHz through 100 MHz. As seen in *Figure 14*, the maximum RF voltage that can be placed across the RF terminals or across either RF terminal to Ground is de-rated as a function of frequency.

Note: *Table 1* performance specifications are not guaranteed below 100 MHz. *Figures 13, 14,* and *15* reflect performance of a typical PE64905.

C8

C16

·C31

15.0

12.5

10.0

7.5

5.0 2.5 0.0 0

10

20

30


40

60

(MHz)

80

Capacitance (pF)





35

30

25

10

20

40

Frequency (MHz)

60


80

100

S

13 RF 12

100




Document No. 70-0335-06 UltraCMOS[®] RFIC Solutions



Serial Interface Operation and Sharing

The Bus Master initiates the start of serial transaction by driving SDA (Serial Data) low while CLK (Serial Clock) remains high. Each bit of the 18-bit telegram is clocked in on the rising edge of SCL. Transitions on SDA are allowed only when SCL is low. The DTC activates the data on the rising edge of the clock pulse for the acknowledgement bit following the data word. Please refer to Peregrine Application note AN28 for more information regarding the interface.

The DTC can be configured for two different addresses via ADDR pin. Tying ADDR pin to V_{DD} sets the address to 113. Tying ADDR to GND sets the address to 112. Data (SDA), Clock (SCL), and V_{DD} lines may be shared between each DTC.



Document No. 70-0335-06 | www.psemi.com

©2011-2012 Peregrine Semiconductor Corp. All rights reserved.



Equivalent Circuit Model Description

The DTC Equivalent Circuit Model includes all parasitic elements and is accurate in both Series and Shunt configurations, reflecting physical circuit behavior accurately and providing very close correlation to measured data. It can easily be used in circuit simulation programs. Most parameters are state independent, and simple equations are provided for the state dependent parameters. The Tuning Core capacitance C_S represents capacitance between RF+ and RF- ports. It is linearly proportional to state (0 to 31 in decimal) in a discrete fashion. The Series Tuning Ratio is defined as C_{Smax}/C_{Smin} .

 C_P represents the circuit and package parasitics from RF ports to GND. In Shunt configuration the total capacitance of the DTC is higher due to parallel combination of C_P and C_S . In Series configuration, C_S and C_P do not add in parallel and the DTC appears as an impedance transformation network.

Parasitic inductance due to circuit and package is modeled as L_S and causes the apparent capacitance of the DTC to increase with frequency until it reaches Self Resonant Frequency (SRF). The value of SRF depends on state and is approximately inversely proportional to the square root of capacitance.

The overall dissipative losses of the DTC are modeled by R_S , R_{P1} and R_{P2} resistors. The parameter R_S represents the Equivalent Series Resistance (ESE) of the tuning core and is dependent on state. R_{P1} and R_{P2} represent losses due to the parasitic and biasing networks, and are state-independent.

Table 7. Maximum Operating RF Voltage

Condition	Limit		
V_{P} to V_{M}	30 Vpk		
V _P to RFGND	30 Vpk		
V _M to RFGND	30 Vpk		

Figure 18. Equivalent Circuit Model Schematic




Table 8. Equivalent Circuit Model Parameters

Variable	Equation (state = 0, 1, 231)	Units
Cs	0.129*state + 0.600	pF
Rs	20/(state+20/(state+0.7)) + 0.7	Ω
R _{P1}	7	Ω
R _{P2}		kΩ
CP	0.5	pF
Ls	0.27	nH

Table 9. Equivalent Circuit Data

SI	State		DTC Core		
Binary	Decimal	C _s [pF]	$R_s[\Omega]$		
00000		0.60	1.40		
00001		0.73	2.27		
00010	2	0.86	2.83		
00011	3	0.99	3.08		
00100	4	1.12	3.12		
00101	5	1.25	3.05		
00110	6	1.37	2.93		
00111	7	1.50	2.78		
01000	8	1.63	2.64		
01001	9	1.76	2.51		
01010	10	1.89	2.39		
01011	11	2.02	2.27		
01100	12	2.15	2.17		
01101	13	2.28	2.08		
01110	14	2.41	2.00		
01111	15	2.54	1.93		
10000	16	2.66	1.86		
10001	17	2.79	1.80		
10010	18	2.92	1.75		
10011	19	3.05	1.70		
10100	20	3.18	1.65		
10101	21	3.31	1.61		
10110	22	3.44	1.57		
10111	23	3.57	1.54		
11000	24	3.70	1.51		
11001	25	3.83	1.48		
11010	26	3.95	1.45		
11011	27	4.08	1.42		
11100	28	4.21	1.40		
11101	29	4.34	1.37		
11110	30	4.47	1.35		
11111	31	4.60	1.33		

©2011-2012 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0335-06 UltraCMOS[®] RFIC Solutions



Layout Recommendations


For optimal results, place a ground fill directly under the DTC package on the PCB. Layout isolation is desired between all control and RF lines. When using the DTC in a shunt configuration, it is important to make sure the RF- pin is solidly grounded to a filled ground plane. Ground traces should be as short as possible to minimize inductance. A continuous ground plane is preferred on the top layer of the PCB. When multiple DTCs are used together, the physical distance between them should be minimized and the connection should be as wide as possible to minimize series parasitic inductance.

Figure 19. Recommended Schematic of Multiple DTCs

Evaluation Board

The 101-0597 Evaluation Board (EVB) was designed for accurate measurement of the DTC impedance and loss. Two configurations are available: 1 Port Shunt (J3) and 2 Port Series (J4, J5). Three calibration standards are provided. The open (J2) and short (J1) standards (104 ps delay) are used for performing port extensions and accounting for electrical length and transmission line loss. The Thru (J9, J10) standard can be used to estimate PCB transmission line losses for scalar de-embedding of the 2 Port Series configuration (J4, J5).

The board consists of a 4 layer stack with 2 outer layers made of Rogers 4350B ($\epsilon_r = 3.48$) and 2 inner layers of FR4 ($\epsilon_r = 4.80$). The total thickness of this board is 62 mls (1.57 mm). The inner layers provide a ground plane for the transmission lines. Each transmission line is designed using a coplanar waveguide with ground plane CPWG) model using a trace width of 32 mils (0.816 mm), gap of 15 mils (0.881 mm) and a metal thickness of 1.4 mils



Document No. 70-0335-06 | www.psemi.com

©2011-2012 Peregrine Semiconductor Corp. All rights reserved.



Figure 22. Package Drawing

10-lead 2 x 2 x 0.45 mm







Figure 24. Tape and Reel Specifications



Sales Contact and Information

For sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. <u>Preliminary Specification</u>: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. <u>Product</u> <u>Specification</u>: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. All other trademarks mentioned herein are the property of their respective companies.

Document No. 70-0335-06 www.psemi.com ©2011-2012 Peregrine Semiconductor Corp. All rights reserved.