

## MOS FET Power Amplifier Module for E-TACS Handy Phone


## ■ FEATURES

- Surface Mounted Small Package with Shielded Cover ..... 1cc, 3g
- High Efficiency ..... 47% Typ at Actual Output Condition ..... 1.2W
- Low Voltage Operation ..... 6V
- Low Power Control Current ..... 300  $\mu$ A

■ ABSOLUTE MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ )

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{DD}$	12	V
Supply Current	$I_{DD}$	2	A
APC Voltage	$V_{APC}$	$\pm 8$	V
Input Power	$P_{in}$	20	mW
Operating Case Temperature	$T_C(\text{op})$	$-30 \sim +100$	$^\circ\text{C}$
Storage Temperature	$T_{stg}$	$-30 \sim +100$	$^\circ\text{C}$

## ■ OUTLINE DRAWING (Unit: mm)

■ ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )

Parameter	Symbol	Min	Max	Unit	Test Conditions
Drain Cutoff Current	$I_{DS}$	—	100	$\mu$ A	$V_{DD} = 12\text{V}, V_{APC} = 0\text{V}, R_g = R_L = 50\Omega$
Total Efficiency	$\eta_T$	43	—	%	$f = 872 \text{ to } 905 \text{ MHz},$ $P_{in} = 2 \text{ mW},$ $V_{DD} = 6\text{V}, R_g = R_L = 50\Omega,$ $P_{out} = 1.2\text{W (at APC Controlled)}$
2nd Harmonic Distortion	2nd H.D.	—	$-30$	dB	
3rd Harmonic Distortion	3rd H.D.	—	$-30$	dB	
Input VSWR	VSWR(in)	—	3	—	
Output Power	$P_{out(1)}$	1.6	—	W	$V_{DD} = 6\text{V}, f = 872 \text{ to } 905 \text{ MHz}, P_{in} = 2 \text{ mW}, V_{APC} = 4\text{V}, R_g = R_L = 50\Omega$
Isolation	$P_{out(2)}$	—	$-35$	dBm	$V_{DD} = 6\text{V}, f = 872 \text{ to } 905 \text{ MHz}, P_{in} = 2 \text{ mW}, V_{APC} = 0.5\text{V}, R_g = R_L = 50\Omega$
Load VSWR Tolerance	—	No Degradation		—	$V_{DD} \leq 8\text{V}, f = 872 \text{ to } 905 \text{ MHz}, P_{in} = 2 \text{ mW}, R_g = 50\Omega, V_{APC} \leq 4\text{V}, t = 20 \text{ sec}, \text{Load VSWR} \leq 20 \text{ All Phase Angles}$
Stability	—	No Parasitic Oscillation		—	$f = 872 \text{ to } 905 \text{ MHz}, P_{in} = 2 \text{ mW}, V_{DD} = 5.2 \sim 7.5\text{V}, P_{out} \leq 1.6\text{W}, Z_g = 50\Omega, \text{Load VSWR} = 3 \text{ All Phase Angles}$




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8






Figure 9




Figure 10




Figure 11




Figure 12

■ TEST SYSTEM DIAGRAM




Figure 13

■ TEST FIXTURE PATTERN

Unit: mm





Figure 14




INTERNAL DIAGRAM AND EXTERNAL CIRCUIT



0215-16

Figure 15



0215-17

Figure 16

### ■ NOTE FOR USE

1. Don't apply the reflow soldering process.
2. Don't apply the dipping solder process to the lead pins.
3. To avoid the stress against the lead pins, lead pins should be soldered after the soldering of ground flange.
4. Soldering temperature and time should be less than 230°C, 10 sec per each pin.
5. To protect devices from electro-static damage, soldering iron, measuring equipment and human body etc. should be grounded.
6. To avoid the degradation of efficiency and output power, lead pins should not be float from PCB, and connected just on the RF signal line. (Refer to Figure 17.)
7. Recommendation to decrease the thermal resistance is shown below.
  - a. Arrangement of through holes under as many as possible under PF0027.
  - b. Addition of external heat sink on the metal case of PF0027.
8. Don't wash PF0027 except led pins and ground flanges.
9. It should be recommended to apply a non-chlorine solder for modules. For example, KR19 by Nihpn Almit Co., LTD.
10. When the external parts (Isorator, Duplexer, etc.) of the module are changed, the electrical characteristics should be evaluated enough.
11. When  $V_{APC}$  is increased more than 3V, output power is saturated, however, drain current is increased still more. So  $V_{APC}$  should be limited less than 3V.




Figure 17