

PFP100N10S/PFB100N10S 100V N-Channel MOSFET

FEATURES

- 100% EAS Test
- Super high density cell design
- Extremely Low Intrinsic Capacitances
- Remarkable Switching Characteristics
- Extended Safe Operating Area
- Lower $R_{DS(ON)}$: 7.2 mΩ (Typ.) @ $V_{GS}=10V$


APPLICATION

- DC Motor control for E-bike & Power tools
- Amplifier and car booster
- Load Switch
- DC-DC converters

$$BV_{DSS} = 100 V$$

$$R_{DS(on)} = 7.2 m\Omega$$

$$I_D = 97 A$$


TO-220

1.Gate 2. Drain 3. Source
D2-PAK

1.Gate 2. Drain 3. Source

Absolute Maximum Ratings $T_J=25^\circ C$ unless otherwise specified

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	100	V
V_{GSS}	Gate-Source Voltage	± 25	V
I_D	Continuous Drain Current ($T_C = 25^\circ C$)	97	A
	Continuous Drain Current ($T_C = 100^\circ C$)	69	A
I_{DM}	Pulsed Drain Current	389	A
E_{AS}	Single Pulsed Avalanche Energy	245	mJ
P_D	Maximum Power Dissipation ($T_C = 25^\circ C$)	188	W
	Maximum Power Dissipation ($T_C = 70^\circ C$)	131	W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.8	$^\circ C/W$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +175	$^\circ C$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ C$

Electrical Characteristics $T_C=25\text{ }^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	2.0	--	4.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\ \text{V}, I_D = 50\ \text{A}$	--	7.2	9.0	m Ω

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\ \text{V}, I_D = 250\ \mu\text{A}$	100	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 100\ \text{V}, V_{GS} = 0\ \text{V}$	--	--	1	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 25\ \text{V}, V_{DS} = 0\ \text{V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -25\ \text{V}, V_{DS} = 0\ \text{V}$	--	--	-100	nA
V_{SD}	Diode Forward Voltage	$I_S = 50\ \text{A}, V_{GS} = 0\ \text{V}$	--	--	1.3	V

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS}=30\ \text{V}, V_{GS}=0\ \text{V}, f=1.0\ \text{MHz}$	--	4800	--	pF
C_{oss}	Output Capacitance		--	490	--	pF
C_{riss}	Reverse Transfer Capacitance		--	400	--	pF
R_g	Gate Resistance	$V_{DS}=30\ \text{V}, V_{GS}=0\ \text{V}, f=1.0\ \text{MHz}$	--	1.0	--	Ω

Switching Characteristics


$t_{d(on)}$	Turn-On Time	$V_{DS} = 50\ \text{V}, R_G = 3\ \Omega$ $I_D = 50\ \text{A}, V_{GS} = 10\ \text{V}$	--	15	--	ns
t_r	Turn-On Rise Time		--	50	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	45	--	ns
t_f	Turn-Off Fall Time		--	60	--	ns
Q_g	Total Gate Charge	$V_{DS}=50\ \text{V}, I_D=50\ \text{A}, V_{GS}=10\ \text{V}$	--	85	--	nC
Q_{gs}	Gate-Source Charge		--	20	--	nC
Q_{gd}	Gate-Drain Charge		--	29	--	nC

Notes ;


1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. Pulse Test : Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$
3. Essentially Independent of Operating Temperature

Typical Characteristics


Power Dissipation




Drain Current




Safe Operation Area




Transient Thermal Response Curve



Capacitance Characteristics




Drain-Source On Resistance vs. Drain Current




Typical Characteristics (continued)


Drain-Source On Resistance vs. Gate-Source Voltage




Gate Threshold Voltage vs. Temperature




Output Characteristics




On-Resistance Variation vs. Temperature



Body Diode Forward Voltage Variation



Gate Charge Characteristics



Characteristics Test Circuit & Waveform




Fig 14. Resistive Switching Test Circuit & Waveforms




Fig 15. Gate Charge Test Circuit & Waveform







Fig 16. Unclamped Inductive Switching Test Circuit & Waveforms



Characteristics Test Circuit & Waveform (continued)








Fig 17. Peak Diode Recovery dv/dt Test Circuit & Waveforms

Package Dimension

Z/H

TO-220



PFP100N10S / PFB100N10S

Package Dimension

H

TO-263 (D2-PAK)

PFP100N10S / PFB100N10S

