

## FEATURES

- ❑ Originative New Design
- ❑ 100% EAS Test
- ❑ Rugged Gate Oxide Technology
- ❑ Extremely Low Intrinsic Capacitances
- ❑ Remarkable Switching Characteristics
- ❑ Unequalled Gate Charge : 10 nC (Typ.)
- ❑ Extended Safe Operating Area
- ❑ Lower  $R_{DS(ON)}$  : 2.0  $\Omega$  (Typ.) @  $V_{GS}=10V$
- ❑ Pb Free

## APPLICATION


- ❑ Low power battery chargers
- ❑ Switch mode power supply (SMPS)
- ❑ DC-AC converters.

## PFP4N60E / PFF4N60E 600V N-Channel MOSFET

**$BV_{DSS} = 600\text{ V}$**

**$R_{DS(on)} = 2.0\ \Omega$**

**$I_D = 4.2\text{ A}$**




**TO-220**



1.Gate 2. Drain 3. Source

**TO-220F**



1.Gate 2. Drain 3. Source

## Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	PFP4N60E	PFF4N60E	Units
$V_{DSS}$	Drain-Source Voltage	600		V
$I_D$	Drain Current – Continuous ( $T_C = 25^\circ\text{C}$ )	4.2	4.2*	A
	Drain Current – Continuous ( $T_C = 100^\circ\text{C}$ )	2.7	2.7*	A
$I_{DM}$	Drain Current – Pulsed (Note 1)	16.9	16.9*	A
$V_{GS}$	Gate-Source Voltage	$\pm 30$		V
$E_{AS}$	Single Pulsed Avalanche Energy (Note 2)	210		mJ
$I_{AR}$	Avalanche Current (Note 1)	4.2		A
$E_{AR}$	Repetitive Avalanche Energy (Note 1)	10		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5		V/ns
$P_D$	Power Dissipation ( $T_C = 25^\circ\text{C}$ )	100	33	W
	- Derate above $25^\circ\text{C}$	0.80	0.26	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150		$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300		$^\circ\text{C}$

\* Drain current limited by maximum junction temperature

## Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	1.25	3.79	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient*	0.5	--	
$R_{\theta JA}$	Junction-to-Ambient	62.5	62.5	

\* When mounted on the minimum pad size recommended (PCB Mount)

**Electrical Characteristics**  $T_C=25\text{ }^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>On Characteristics</b>						
$V_{GS}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	2.5	--	4.5	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 2.1\text{ A}$	--	2.0	2.5	$\Omega$
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	600	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$ , Referenced to $25\text{ }^\circ\text{C}$	--	0.6	--	$\text{V}/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 600\text{ V}, V_{GS} = 0\text{ V}$	--	--	1	$\mu\text{A}$
		$V_{DS} = 480\text{ V}, T_C = 125\text{ }^\circ\text{C}$	--	--	10	$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage Current, Forward	$V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	--	580	754	pF
$C_{oss}$	Output Capacitance		--	75	97	pF
$C_{riss}$	Reverse Transfer Capacitance		--	5	15	pF
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-On Time	$V_{DS} = 300\text{ V}, I_D = 4.2\text{ A},$ $R_G = 25\text{ }\Omega$	--	14	28	ns
$t_r$	Turn-On Rise Time		--	7.5	15	ns
$t_{d(off)}$	Turn-Off Delay Time		--	28	56	ns
$t_f$	Turn-Off Fall Time		(Note 4,5)	--	6.5	13
$Q_g$	Total Gate Charge	$V_{DS} = 480\text{ V}, I_D = 4.2\text{ A},$ $V_{GS} = 10\text{ V}$	--	10	15	nC
$Q_{gs}$	Gate-Source Charge		--	3.2	--	nC
$Q_{gd}$	Gate-Drain Charge		(Note 4,5)	--	3.8	--
<b>Source-Drain Diode Maximum Ratings and Characteristics</b>						
$I_S$	Continuous Source-Drain Diode Forward Current		--	--	3.0	A
$I_{SM}$	Pulsed Source-Drain Diode Forward Current		--	--	11.9	
$V_{SD}$	Source-Drain Diode Forward Voltage	$I_S = 4.2\text{ A}, V_{GS} = 0\text{ V}$	--	--	1.5	V
$t_{rr}$	Reverse Recovery Time	$I_S = 4.2\text{ A}, V_{GS} = 0\text{ V}$ $di_F/dt = 100\text{ A}/\mu\text{s}$	--	290	--	ns
$Q_{rr}$	Reverse Recovery Charge		(Note 4)	--	1.8	--

**Notes ;**

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2.  $I_{AS}=4.2\text{ A}, V_{DD}=50\text{ V}, R_G=25\text{ }\Omega$ , Starting  $T_J=25\text{ }^\circ\text{C}$
3.  $I_{SD}\leq 4.2\text{ A}, di/dt\leq 300\text{ A}/\mu\text{s}, V_{DD}\leq BV_{DSS}$ , Starting  $T_J=25\text{ }^\circ\text{C}$
4. Pulse Test : Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$
5. Essentially Independent of Operating Temperature

# Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area for PFP4N60E




Figure 10. Maximum Safe Operating Area for PFF4N60E




Figure 11. Maximum Drain Current vs. Case Temperature

Typical Characteristics (continued)




Figure 12. Transient Thermal Response Curve for PFP4N60E








Figure 13. Transient Thermal Response Curve for PFF4N60E



**Characteristics Test Circuit & Waveform**



**Fig 14. Resistive Switching Test Circuit & Waveforms**



**Fig 15. Gate Charge Test Circuit & Waveform**



**Fig 16. Unclamped Inductive Switching Test Circuit & Waveforms**

Characteristics Test Circuit & Waveform (continued)






Fig 17. Peak Diode Recovery dv/dt Test Circuit & Waveforms


# Package Dimension

## TO-220



Package Dimension

TO-220F (1)



Package Dimension

TO-220F (2)

