


PEAK HOLD DETECTOR

PH300



STATE-OF-THE-ART PERFORMANCE

- High Speed (250 ns rise time)
- Extremely Low Droop Rate (10 nV/ μ s)
- Low Power (< 36 mW)
- Ramp & Dump Hold Discharge

Model PH300 is a high performance, thin film hybrid, peak-hold unit, designed to track and hold the peak of analog input signals with rise times (10% to 90% of V_{max}) as short as 250 ns. The unit also has the lowest Droop Rate of the held voltage available and consumes less than 36 mW of power in quiescent mode.



While this unit was designed for use in satellite instrumentation, the following unique characteristics make it equally useful in a broad range of space, laboratory and commercial applications.

FEATURES

- Operates from -55 to +125 °C
- Small size (16 pin hybrid DIP)
- Very low power (36 mW quiescent)
- High speed
- Low droop rate
- Ramp discharge
- Fast reset
- Build-in linear gate
- Internal hold capacitor
- High reliability screening
- One year warranty

APPLICATIONS

- Aerospace
- Portable instrumentation
- Nuclear monitoring
- Particle, x-ray and gamma ray detection
- Imaging
- Research experiments
- Medical and nuclear electronics
- Electro-optical systems



DIMENSIONS: inches [mm]

SPECIFICATIONS

INPUT CHARACTERISTICS

SIGNAL - Analog

Range 0 to ($V^+ - 1.5V$)

Input impedance > 1 k Ω

Rise time (10% - 90%) 250 ns (min)

LINEAR GATE CONTROL - Digital

Logic level TTL

Gate open HIGH

Gate closed LOW

Gate turn on/off 40 ns (60 ns max)

RESET CONTROL - Digital

Ramp slew rate 5 V/ μ s to 0.001 V/ μ s

Ramp control..... TTL

Ramp active LOW

Fast reset < 800 ns (*dump mode*)

Dump control TTL

Dump active LOW

OUTPUT CHARACTERISTICS

ANALOG

Range-load >5 k Ω 0 to ($V^+ - 1.5V$) (typical)

Output slew rate 30 V/ μ s

Drop rate < 1 μ V/ μ s (-55 to +85 $^{\circ}$ C)

..... < 10 μ V/ μ s (+85 to +125 $^{\circ}$ C)

..... < 10 nV/ μ s (1 nV/ μ s typ @ +25 $^{\circ}$ C)

Linearity \pm 0.01% (typical)

DC offset \pm 2 mV (max)

DIGITAL PEAK DETECT

Logic level TTL

$V_{in} > V_{out}$ HIGH

$V_{in} < V_{out}$ LOW

Propagation delay < 500 ns (typical)

HOLD CAPACITOR

Internal..... 470 pF \pm 5%

External..... 50 pF - 1000 pF (optional)

ENVIRONMENT

CASE TEMPERATURE

Operating -55 to +125 $^{\circ}$ C

Storage -55 to +150 $^{\circ}$ C

RADIATION

Hardness 10⁵ rad(Si)

..... (optional with PH300RH only)

SCREENING

Amptek High Reliability

POWER SUPPLY

Quiescent power..... < 36 mW @ -5V/+10V

ANALOG

V^+ +5 V to +12 V

V^- -5 V to -6 V

Quiescent I^+ < 2.4 mA (-55 to +125 $^{\circ}$ C)

Quiescent I^- < 2.4 mA (-55 to +125 $^{\circ}$ C)

DIGITAL

V_d +5 V

Quiescent I_d < 0.01 mA (-55 to +125 $^{\circ}$ C)

PACKAGE

Hermetic, 16 pin hybrid, 600 mil DIP

PIN DESCRIPTION

PIN	FUNCTION
1	IN [0 to ($V^+ - 1.5V$)]
2	V^- [-5 V to -6 V]
3	RCEXT
4	HRES
5	HCAP
6	DSCHG
7	ISET
8	GND
9	DUMP [TTL control, active LOW]
10	RAMP [TTL control, active LOW]
11	GATE [TTL input, open HIGH]
12	PKDT [TTL logic level]
13	V_d [+5 V]
14	V^+ [+5 V to +12 V]
15	COMP
16	OUT [0 to ($V^+ - 1.5V$) (typical)]

PIN 1 IN is the analog input of the PH300. This input accepts a positive signal. The input signal should not be driven greater than the positive analog power supply, or less than -0.5 V. Schottky diode input protection is recommended.

PIN 2 V^- (-5 V to -6 V)

PIN 3 RCEXT is a node that allows connection of an external hold resistor and hold capacitor. When internal hold components are used, RCEXT is left unconnected.

PIN 4 HRES is the node of the internal hold resistor.

PIN 5 HCAP is the node of the internal hold capacitor. This node is normally connected to HRES and DSCHG.

PIN 6 DSCHG is a node of the current generator used to reset the hold capacitor of the PH300. The RAMP reset current is set by an external current source or an external resistor. This node is in a high impedance state when PH300 is in *hold mode*. Normally this node is connected to the HCAP node.

PIN 7 ISET is a node of the current mirror that sets the discharge current. This node sinks positive current. The discharge current is twice the current at this node. An external resistor R can be connected between ISET and ground. In this case the reset current is approximately set to

$$2 \cdot \frac{V^- + 0.6V}{R + 500\Omega}$$

NOTE! To ensure proper PH300 *tracking mode* operation, a reset current must be set regardless of the reset scheme (RAMP or DUMP) used to discharge the hold capacitor.

PIN 8 GND

PIN 9 DUMP is a TTL compatible signal used for fast reset of the PH300. This signal must be used only in conjunction with the RAMP signal. The DUMP signal can be active only when RAMP is active. A LOW state of this signal causes the discharge current to peak up to 20 mA, causing fast discharge of the hold capacitor. The duration of the DUMP signal should be kept as short as possible, since the high reset current increases substantially the power consumption of the PH300. A fixed duration of 1 μ s usually is sufficient to completely reset the

APPLICATION NOTES




Figure 1. - PH300 typical wiring diagram.

Figure 1 shows a typical wiring diagram of PH300 using the internal hold and reset components. The board design should prevent any possible paths for leakage currents to the DSCHG, HCAP, HRES and RCEXT nodes.




Figure 2. - Gate function of PH300.

Figure 2 shows the use of the linear gate. Four pulses marked A, B, C, and D are applied to the input of PH300. The linear gate is open for the first three pulses and closed for the last pulse, D. The PH300 is not discharged between the pulses. Only the peaks of the pulses A and C will be detected. Pulse B passes through the linear gate. However, since its amplitude is less than the held amplitude of pulse A, there is no change of the PH300 output. Pulse D does not affect the held peak voltage of pulse C because the linear gate is closed.




Figure 3. - Timing diagram illustrating RAMP reset of PH300.




Figure 4. - Timing diagram illustrating DUMP reset of PH300.

Figures 3 and 4 illustrate the modes of operation of the PH300 with RAMP and DUMP reset of the hold capacitor. The linear gate is open. The modes of operation are indicated with bold characters as follows:

C = charging mode

D = discharge mode

H = hold mode

T = tracking mode