



3:1 ActiveEyeTM HDMITM Switch with Electrical Idle Detect

Features

- 3 digital video inputs can be switched to a single output
- Each input can be AC coupled video or DC coupled, while the output will maintain its DC coupled, current-steering, TMDS compliance
- TMDS pixel clock support up to 250MHz max
- Deep Color™ support up to 36bits max per link
- Integrated DDC switch to connect DDC path from HDMITM input connectors to HDCP block in the HDMI Receiver.
- Can support Clock Stretching on DDC path
- HDCP reset circuitry for quick communication when switching from one port to another
 - Automatic Termination turn-off circuitry when port is deselected
 - Clock Detection: Will disable output TMDS channels when no TMDS pixel clock is present
- Flexible termination;
 - When TMDS channel is off, 50ohm termination is changed to 800Kohm
- Integrated ESD on all TMDS input pins (Dx \pm Y and CLK \pm Y; Y = 1, 2, 3 and x = 0, 1, 2)
 - 8kV Human Body Model per JESD22
 - = ±5kV contact per IEC61000-4-2
- Optimized Equalization with support for up to 20 meter input cable lengths
- Packaging (Pb-free and Green)
 - 56 contact TQFN (ZFE)
 - 56 pin TSSOP (AE)


Description

Fully compatible HDMITM signal support with backward compatibility to the DVI 1.0 standard, Pericom's new "ActiveEyeTM" switch technology is all you need to connect multiple, unknown sources, to a single display. Without any affect on HDCP, these switches can be used almost anywhere. In addition to supporting DC coupled HDMI and DVI inputs, Pericom's PI3HD-MI231-A can also level shift an AC coupled HDMI to a DC coupled HDMI output.

Pericom's HDMI product family has been designed specifically to support color depths of up to 12bits per channel, as specified in the HDMI revision 1.3 standard. We have integrated the entire interface solution so the TV designer doesn't have to think about it. This includes, integrated DDC switching.




Pin Description



VDD D0-3 D0+3 D1+3 GND D2-3 D2+3 CLK-2 CLK-2 VDD D0-2 D0+2 D1-2 D1-2 D1+2 GND D2-2 D2+2 CLK-1 CLK-1 CLK-1 VDD D0-1 D0-1 D0+1 D1-1 D1+1 GND D2-1 D2+1	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29	CLK+3 CLK-3 VDD5 SEL2 SEL1 HPD3 HPD2 HPD1 HPD_Sink EQ_S0 CLK- CLK+ GND D0- D0+ D1- D1+ VDD D2- D2+ SDA_Sink SCL_Sink SDA3 SCL3 SDA2 SCL2 SDA1 SCL1


Block Diagram





Receiver Block

The HDMI™/DVI receive ports are terminated separately as follows:



Truth Table

EQ_S0 ⁽¹⁾	EQ value on TMDS data channels
0	6dB @ 825MHz
1	12dB @ 825MHz

Notes:

1) Internal 100K-ohm pull down resistor

Each input has integrated equalization that can eliminate deterministic jitter caused by 20meter 24AWG cables. The Rx block is designed to receive all relevant signals directly from the HDMITM connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, and DDC signals (R1 + R2 = 50ohm).

Transmitter Block

The transmitter block transmits the HDMI™/DVI data according to HDMI™ revision 1.3 transmitter spec.

Source Selection Look-up Table

Contro	l Bits	I/O S	elected	Hot	Plug Detect St	atus
SEL2	SEL1	TMDS output	SCL_SINK/SDA_SINK	HPD1	HPD2	HPD3
Н	Н	TMDS Port 1 is active and port 2 and 3 have 50ohm termination disconnected	SCL1/SDA1	HPD_SINK	L	L
Н	L	TMDS Port 2 is active and port 1 and 3 have 50ohm termination disconnected	SCL2/SDA2	L	HPD_SINK	L
L	L	TMDS Port 3 is active and port 1 and 2 have 50ohm termination disconnected	SCL3/SDA3	L	L	HPD_SINK
L	Н	NONE(Z) All terminations are disconnected	NONE(Z) Are pulled HIGH by external pull-up termination	HPD_SINK	HPD_SINK	HPD_SINK



Electrical Specifications

Absolute Maximum Conditions

Symbol	Parameter	Min	Тур	Max	Units	Note
V_{DD}	TMDS Supply Voltage	-0.3		4.0	V	1, 2
$V_{\rm I}$	Input Voltage	-0.3		VDD+0.3	V	1, 2
V_{O}	Output Voltage	-0.3		VDD+0.3	V	1, 2
V_{DD} 5	+5V power supply used during power down situation	-0.3		6.0	V	

Notes:

- 1. Permanent device damage can occur if absolute maximum conditions are exceeded.
- 2. Functional operation should be restricted to the conditions described under Normal Operating Conditions.

Electrical Specifications

Normal Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V_{DD}	TMDS Analog Supply Voltage	3.135	3.3	3.465	V
V_{DD} 5	+5V power supply used during power down (from HDMI connector)	4.5		5.5	V
T _A	Ambient Temperature (with power applied)	0	25	70	°C



Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

Symbol	Description	Test Cond	ditions	Min	Тур	Max	Units
I_{CC}	Supply current	SEL1/SEL2 = LOW/LOW LOW/HIGH HIGH/HIGH				120	mA
	current	SEL1/SEL2 = HIGH/LOW	$V_{IH} = V_{DD},$ $V_{IL} = V_{DD}-0.6V$			35	
I_{DD}	5V power supply current consumption	5V is present, SEL1/SEL2 = X	RT= 50Ω , V _{DD} = 3.3 V TMDS data inputs = 2.5 Gbps HDMI data pattern TMDS clock input = 250 MHz			5	mA
I _{CCQ}	3.3V supply current when 5V is not present	5V is not present, SEL1/SEL2 = X	.			5	mA

Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
TMDS Differ	rential pins					
V _{OH}	Single-ended high level output voltage		V _{DD} -10		V _{DD} +10	mV
V _{OL}	Single-ended low level output voltage		V _{DD} -600		V _{DD} - 400	mV
V _{swing}	Single-ended output swing voltage		400		600	mV
V _{OD(O)}	Overshoot of output differential voltage				15%	2 x Vswing
V _{OD(U)}	Undershoot of output differential voltage	$V_{DD} = 3.3V$, RT = 50Ω			25%	2 x Vswing
DV _{OC(SS)}	Change in steady-state common-mode output voltage between logic states				5	mV
I_{OS}	Short Circuit output current		-12		12	mA
V _{I(open)}	Single-ended input voltage under high impedance input or open input	$I_{\rm I} = 10 { m uA}$	V _{DD} -10		V _{DD} +10	mV
R _{INT}	Input termination resistance	$V_{IN} = 2.9V$	45	50	55	Ω
	TMDS clock detection for	Frequency	15		340	MHz
CLK_Detect	normal operation. Outputs are Hi-Z if CLK signal detected is outside of this Normal operating range	Differential Voltage Swing	140			mV
I _{OZ}	Leakage current with Hi-Z I/O	$V_{DD} = 3.6V, V_{DD}5 = 5.5V$			5	uA
I _{OFF}	Leakage current when V_{DD} is not present	$V_{DD} = 0V$ or open, $V_{DD}5$ = 5.5V			10	uA

(Continued)



Switching Characteristics (over recommended operating conditions unless otherwise noted)

TMDS D	TMDS Differential Pins									
Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units				
tpd	Propagation delay				2000					
t _r	Differential output signal rise time (20% - 80%)	$V_{\rm DD} = 3.3 \text{V}, R_{\rm T} = 50 \text{-ohm}$		140						
t_{f}	Differential output signal fall time (20% - 80%)			140						
t _{sk(p)}	Pulse skew			10	50					
t _{sk(D)}	Intra-pair differential skew			23	50	ps				
t _{sk(o)}	Inter-pair differential skew				100					
t _{jit(pp)}	Peak-to-peak output jitter CLK residual jitter	Data Input = 1.65 Gbps HDMI TM		15	30					
t _{jit(pp)}	Peak-to-peak output jitter DATA residual jitter	data pattern CLK Input = 165 MHz clock		18	50					
$t_{\rm SX}$	Select to switch output				10					
t _{en}	Enable time				600	ns				
t _{dis}	Disable time				10					

DDC I/O I	DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK)								
Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units			
t _{pd(DDC)}	Propagation delay from SCLn to SCL_SINK or SDAn to SDA_SINK or SDA_SINK to SDAn	$C_L = 10 pF$		0.4	2.5	ns			

Control a	Control and Status Pins (OC_SX, EQ_SX, S, HPD_SINK, HPD)									
Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units				
t _{pd(HPD)}	Propagation delay (from HPD_SINK to the active port of HPD)			2	6.0	m a				
t _{sx(HPD)}	Switch time (from port select to the latest valid status of HPD)	$C_L = 10 pF$		3	6.5	ns				

Control Pi	Control Pins								
Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units			
I_{IH}	High level digital input current(1)	$V_{IH} = 2V \text{ or } V_{DD}$	-10		10	μΑ			
I_{IL}	Low level digital input current(1)	V_{IL} = GND or 0.8V	-10		10	μΑ			
V_{IH}	High Level Digital input Voltage		2.0		$V_{\rm DD}$ 5	V			
V _{IL}	low level digital input voltage		0		0.8	V			

(Continued)



DDC I/O	DDC I/O Pins							
I_{LK}	Input leakage current	$V_I = 0.1 V_{DD}$ to V_{DD} to isolated DDC inputs	-10		10	μΑ		
C _{IO}	Input/Output capacitance	V _I peak-peak = 1V, 100 KHz			10	pF		
R _{ON}	Switch resistance	$I_{O} = 3mA, V_{O} = 0.4V$		25	50	W		

HPD Path							
I_{IH}	High level digital input current	$V_{IH} = 2V$ or V_{DD}	-10		10	μΑ	
I_{IL}	Low level digital input current	V_{IL} = GND or 0.8V	-10		10	μΑ	
V _{OH}	Single-ended high level output voltage	$I_{OH} = -100 \mu A$	2.4		V_{DD}	V	
V _{OL}	Single-ended low level output voltage	$I_{OL} = 100 \mu A$	GND		0.4	V	

I ² C Pins (SCL1, SDA1, SCL2, SDA2, SCL3, SDA3)							
I _{ikg}	Input leakage current	$V_{\rm I} = 5.5 \rm V$	-50		50	4	
		$V_{\rm I} = V_{ m DD}$	-10		10	μΑ	



Recommended Power Supply Decoupling Circuit

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put $0.1\mu F$ decoupling capacitors on each V_{DD} pins of our part, there are four $0.1\mu F$ decoupling capacitors are put in Figure 1 with an assumption of only four V_{DD} pins on our part, if there is more or less V_{DD} pins on our Pericom parts, the number of $0.1\mu F$ decoupling capacitors should be adjusted according to the actual number of V_{DD} pins. On top of $0.1\mu F$ decoupling capacitors on each V_{DD} pins, it is recommended to put a $10\mu F$ decoupling capacitor near our part's V_{DD} , it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.




Figure 1 Recommended Power Supply Decoupling Circuit Diagram



Requirements on the Decoupling Capacitors

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

Layout and Decoupling Capacitor Placement Consideration

- i. Each 0.1μF decoupling capacitor should be placed as close as possible to each V_{DD} pin.
- ii. V_{DD} and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to V_{DD} and GND planes directly.
- iv. Trace should be as wide as possible
- v. Trace should be as short as possible.
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10µF capacitor should also be placed closed to our part and should be placed in the middle location of 0.1µF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same V_{DD} and GND planes. Since large current flowing on our V_{DD} or GND planes will generate a potential variation on the V_{DD} or GND of our part.





Figure 2 Layout and Decoupling Capacitor Placement Diagram




Package Mechanical: 56-pin, Low Profile Quad Flat Package (ZF56)



08-0208



Package Mechanical: 56-pin, TSSOP (A56)



06-0736

Ordering Information

Ordering Code	Package Code	Package Description
PI3HDMI231-AZFE	ZFE	56-pin, Pb-free & Green TQFN
PI3HDMI231-AAE	AE	56-pin, Pb-free & Green TSSOP

Notes

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & Deep Color are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com