

# PI3HDMI411AD

# DVI / HDMI Re-Driver w/ Equalization, De-emphasis & Pre-emphasis

### Features

- Supply voltage,  $V_{DD} = 3.3V \pm 5\%$
- Compatible with DVI, HDMI, rev 1.1, 1.2, and 1.3 signals
- · Supports both AC-coupled and DC-coupled inputs
- 8-Bit, 10-Bit, and 12-Bit deep color support
- Configurable output swing control (500mV,750mV,1000mV)
- Configurable Pre-Emphasis levels (0dB, 1.5dB, 3.5dB, & 6.0dB)
- Configurable De-Emphasis (0dB, -1.5dB, -3.5dB, -6.0dB)
- Configurable Equalization (1dB, 3.5dB, 8dB, Optimized EQ)
- Data Rate = 2.5 Gbps (max)
- ESD protection = 6kV (Typical)
- Inputs w/ built-in termination per HDMI spec
- Propogation delay < 2ns input
- Uni-Directional
- Packaging (Pb-free & Green): 56-contact TQFN (ZB56)

### Description


Pericom Semiconductor's PI3HDMI411AD, active-drive switch solution is targeted for high-resolution video networks that are based on DVI/HDMI standards, and TMDS signal processing. The PI3HDMI411AD is an active single TMDS channel re-driver with Hi-Z outputs. The device drives differential signals with enhanced signal integrity to video display units. It provides three controllable output swing levels that can be controlled through pin control or I<sup>2</sup>C control, depending on the mode select pin. The swing levels are 500mV, 700mV, & 1000mV. This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.

The maximum DVI/HDMI data rate of 2.5Gbps provides a 1920x1080 resolution required w/ 12 bit/channel color depth, by the next Gen HDTV and PC graphics products.


PI3HDMI411AD is the industry's first active DVI/HDMI compliant switch, which ensures transmitting high bandwidth video streams from PC graphics source to end display units.

The Optimized Equalization provides the user a single optimal setting that can provide HDMI compliance for all cable lengths: 2meter, 10meter, 15meter, and 20 meter. Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known.

# **Pin Configuration**




### **Block Diagram**





### **Function Block Description**



**Notes:** 1. X = 0,1,2,3

#### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Supply Voltage to Ground Potential DC Input Voltage	
DC Output Current	120mA
Power Dissipation	1.0W

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Pin Description**

Pin #	Pin Name	I/O	Description
2, 6, 11, 15, 22, 24, 36, 48	V <sub>DD</sub>	Power	3.3V power supply
3, 14, 21, 23, 27, 30, 33, 39, 42, 45, 53	GND	Power	0V power supply
19	SCL	Ι	I2C Clock Input Signal, if and only if MS = 'HIGH'
20	SDA	I/O	I2C Data Input/Output Signal, if and only if MS = 'HIGH'
1	MS	Ι	Mode Select Pin. If $MS = 'HIGH'$ , then I2C control is active. Pins 49-52 are I2C address and pin 19 is SCL and pin 20 is SDA. If $MS = 'LOW'$ , then I2C control is inactive and pin programmability is active.
56	OE	Ι	Output is enabled and normal when $OE = 'HIGH'$ . If $OE = 'LOW'$ , both outputs, A and B, are disabled and at Hi-Z
4, 5, 7, 8, 9, 10, 12, 13	DxI, CLKI	Ι	Input TMDS high speed signals
37, 38, 40, 41, 43, 44, 46, 47	DxO, CLKO	0	Output TMDS high speed signals
49, 50, 51, 52	A0, A1, A2, A3	Ι	I2C address inputs if MS = 'HIGH'.
49, 50, 51, 52	S4, S5, S6, S7	Ι	If MS = 'LOW', then pins 49-52 are control bits S4-S7 for output port only, as shown in truth table on page 3 of datasheet
19	S3	Ι	If MS = 'LOW', then pins 19 is control bit S3, as shown in the truth table on page 3
20	S2	Ι	If MS = 'LOW', then pins 20 is control bit S2, as shown in the truth table on page 3
16, 17, 18, 25, 26, 28, 29, 31, 32, 34, 35, 54, 55	NC	N/A	No Connect



### BYTE 1 (Address Assignment)

Address	A6	A5	A4	A3	A2	A1	A0	R/W
Value	1	1	0	A3	A2	A1	A0	R=1/W=0

## BYTE 2 (1st Data byte - Port output control)

Output Control Only	<b>S7</b>	<b>S6</b>	<b>S</b> 5	<b>S4</b>	<b>S3</b>	S2	<b>S1</b>	<b>S0</b>	Result		
									Swing (mV)	Pre-Emphasis (dB)	De-Emphasis (dB)
Swing Control	0	0	0	0	х	x	x	x	500	0	0
	0	0	0	1	х	x	x	x	750	0	0
	0	0	1	0	х	x	x	x	1000	0	0
	0	0	1	1	х	x	x	x	N/A	N/A	N/A
Pre-Emphasis	0	1	0	0	х	x	x	x	500	0	0
	0	1	0	1	х	x	x	x	500	1.5	0
	0	1	1	0	х	x	x	x	500	3.5	0
	0	1	1	1	х	x	x	x	500	6.0	0
De-Emphasis	1	0	0	0	х	x	x	x	750	0	0
	1	0	0	1	х	x	x	x	750	0	-1.5
	1	0	1	0	х	x	x	x	750	0	-3.5
	1	0	1	1	х	х	x	x	750	0	-6.0

### BYTE 3 (2nd Data byte - Port input control)

Input Control Only	S7	<b>S6</b>	<b>S</b> 5	<b>S4</b>	<b>S3</b>	<b>S2</b>	<b>S1</b>	<b>S0</b>	Result
Equalization (dB)	x	х	х	x	0	0	х	х	1
	x	х	х	x	0	1	х	х	3.5
	x	х	х	x	1	0	х	х	Optimized EQ Setting
	x	х	х	x	1	1	х	х	8



### **TMDS** Compliance Test Results

Item	HDMI 1.3 Spec	Pericom TMDS Product Spec		
Operating Conditions		•		
Termination Supply Voltage, A <sub>VDD</sub>	$3.3V \leq 5\%$	3.30 ± 5%		
Terminal Resistance	50-ohm ≤ 10%	45 to 55-ohm		
Source DC Characteristics at TP1	•	•		
Single-ended high level output voltage, VH	$A_{VDD} \le 10 mV$	$A_{VDD} \le 10 mV$		
Single-ended low level output voltage, VL	$(A_{VDD} - 600mV) \le VL \le (A_{VDD} - 400mV)$	$(A_{VDD} - 600mV) \le VL \le (A_{VDD} - 400mV)$		
Single-ended output swing voltage, Vswing	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$	$400 \text{mV} \le \text{V}_{\text{swing}} \le 600 \text{mV}$		
Single-ended standby (off) output voltage, Voff	$A_{VDD} \pm 10 mV$ (informative)	$A_{VDD} \pm 10 mV$		
Single-ended standby (off) output current, Ioff	I <sub>OFF</sub>   < 100uA	I <sub>OFF</sub>   <10uA		
Transmitter AC Characteristics at TP1				
Risetime/Falltime (20%-80%)	$75ps \le Risetime/Falltime \le 0.4$ Tbit ( $75ps \le tr/tf \le 242ps$ ) @ 1.65Gbps	240ps		
Intra-Pair Skew at Transmitter Connector, max	0.15 Tbit (90.9ps @ 1.65Gbps)	60ps max		
Inter-Pair Skew at Transmitter Connector, max	0.2 Tpixel (1.2ns @ 1.65Gbps)	100ps max		
Clock Jitter, max	0.25 Tbit (151.5ps @ 1.65Gbps)	82ps max		
Sink Operating DC Characteristics at TP2	•	•		
Input Differential Voltage Level, Vdiff	$150 \le V diff \le 1200 mV$	$150mV \le V_{DIFF} \le 1200mV$		
Input Common Mode Voltage Level, $V_{ICM}$	$100\Omega \pm 15\Omega$	$\begin{array}{l} A_{VDD} \text{ -} 300mV \leq V_{ICM} < A_{VDD} \text{ -} \\ 37.5mV \text{ or } A_{VDD} \pm 10\% \end{array}$		
Sink DC Characteristics When Source Disable	ed or Disconnected at TP2			
Differential Voltage Level	$A_{VDD} \pm 10 mV$	$A_{VDD} \pm 10 mV$		



Symbol	Parameter	Test Condition <sup>(1)</sup>	Min.	<b>Typ.</b> <sup>(2)</sup>	Max.	Units
V <sub>H</sub>	Single-ended high level output voltage		$V_{DD}-10mV$	V <sub>DD</sub>	$V_{DD} + 10 mV$	V
VL	Single-ended low level output voltage		V <sub>DD</sub> -600mV		$V_{DD}-400mV$	V
Vswing	Single-ended output swing voltage		400		600	mV
VOFF	Single-ended standby (off) output voltage		$V_{DD}-10mV$	V <sub>DD</sub>	$V_{DD} + 10 mV$	V
I <sub>OFF</sub>	Single-ended standby (off) output current				10	μs
V <sub>OS</sub>	Offset Voltage				V <sub>DD</sub> - 250mV	V
V <sub>IH</sub>	Minimum Input High Voltage		1.8			V
V <sub>IL</sub>	Minimum Input Low Voltage				0.8	v
I <sub>CC</sub>	Power Supply Current				280	mA

#### **DC Electrical Characteristics** ( $T_A = -40^{\circ}C$ to +85°C, unless otherwise noted. $V_{DD} = 3.3V \pm 0.3V$ )

#### **AC Electrical Characteristics** ( $T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 3.3V \pm 0.3V$ )

Symbol	Paramter	Test Conditions <sup>(1)</sup>	Min.	<b>Typ.</b> <sup>(2)</sup>	Max.	Units
T <sub>20-80</sub>	Rise time/fall time (20% - 80%)		75		0.4 T <sub>bit</sub>	Ps
	Overshoot				15% of V <sub>swing</sub> * 2	
	Undershoot				25% of V <sub>swing</sub> * 2	
	Intra-Pair Skew at Source Connector				60	ps
	Inter-Pair Skew at Connector				100	ps
	Clock duty cycle		40%	50%	60%	
	TMDS differential clock Jitter				62	ps
t <sub>PHLD</sub>	Differenital Propagation Delay High to Low			1		ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High			1		ns
t <sub>SKD</sub>	Differential Skew   t <sub>PHLD</sub> - t <sub>PLHD</sub>			25		ps
t <sub>PHZ</sub>	Disable Time High to Z			5		10
t <sub>PLZ</sub>	Disable Time Low to Z			5		ns
t <sub>PZH</sub>	Enable Time Z to High			1		
t <sub>PZL</sub>	Enable Time Z to Low			1		μs

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{DD} = 3.3V$ ,  $T_A = 25^{\circ}C$  ambient and maximum loading.

#### **Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	<b>Typ.</b> <sup>(2)</sup>	Max.	Units
I <sub>CC</sub>	Quiescent Power Supply Current	$V_{DD} = Max., V_{IN} = V_{DD}, OE = 'LOW'$		1		mA


#### Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.


2. Typical values are at  $V_{DD}$  = 3.3V,  $T_A$  = 25°C ambient and maximum loading.




### **TMDS Link Test Points**



### Normalized Eye Diagram Mask at TP1 for Source Requirements



#### Absolute Eye Diagram Mask at TP2 for Sink Requirements





### **Application Information**

PI3HDMI411AD can be used to re-drive HDMI or DVI signals across internal cables or long FR4 trace lengths.

If a DTV is designed with a side/front HDMI connector, a Separate daughter card is needed for the side/front HDMI connector and Pericom re-driver.

ATC compliance MUST only be maintained from the front/side connector to the PI3HDMI411AD IC. After the PI3HDMI411AD signal Integrity will be taken care of through the powerful pre-emphasis technique of the Pericom solution.






Figure 1:DTV with 2 HDMI connectors (1 HDMI in back & 1 HDMI on the side)










Figure 3: 8bit deep color DVI/HDMI TX eye tested with 2 meter. 30 AWG HDMI cable. Setting: Optimized equalization, 0dB output pre-emphasis and de-emphasis, and Swing 500mV.





Figure 4: 8bit deep color DVI/HDMI TX eye tested with 20 meter. 24 AWG HDMI cable. Setting: Optimized equalization, 0dB output pre-emphasis and de-emphasis, and Swing 500mV.



#### PI3HDMI411AD DVI / HDMI Re-Driver w/ Equalization, De-emphasis & Pre-emphasis



#### **Ordering Information**

Ordering Code	Package Code	Package Description
PI3HDMI411ADZBE	ZB	56-pin, Pb-free & Green, TQFN, (ZB56)

#### Notes:

• Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

• E = Pb-free and Green

• Adding an X suffix = Tape/Reel

#### Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com