

PLL Clock Multiplier

Features

- · Zero ppm multiplication error
- Input crystal frequency of 5 30 MHz
- Input clock frequency of 4 50 MHz
- Output clock frequencies up to 200 MHz
- Peak to Peak Jitter less than 200ps over 200ns interval (100~200MHz)
- Period jitter less than 100ps(70~200MHz)
- Duty cycle of 45/55% up to 120 MHz at +3.3V and 150MHz at +5V
- 9 selectable frequencies controlled by S0, S1 pins
- Operating voltages of 3.0 to 5.5V
- Tri-state output for board level testing
- · Packaging:
 - 8-pin SOIC (W)
 - Pb-Free and Green 8-Pin SOIC (WE)

Description

The PI6C4511 is a high performance frequency multiplier, that integrates Analog Phase Lock Loop techniques.


The PI6C4511 is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal input or clock input. It is designed to replace crystal oscillators in most electronic systems, or to be used as clock multiplier and frequency translation.

Using Phase-Locked-Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal to produce output clocks up to 200 MHz.

The complex logic divider generates nine different popular multiplication factors, allowing the device to produce output of many common frequencies.


The device also has an Output Enable pin that tri-states the clock output when the OE pin is driven low. Pericom's PI6C4511 is intended for applications that needed clock generation and frequency translation with low output jitter (variation in the output period).

Block Diagram









Pin Description

Pin	Name	Type	Description	
1	X1/ICLK	X1	Crystal conneciton or clock input	
2	V_{CC}	P	Supply voltage: +3V to +5.5V	
3	GND	P	Connect to Ground	
4	S1	TI	Multiplier select pin1. Connect to GND or V _{CC} or float (no connection).	
5	CLK	О	Colck output per Table (see below).	
6	S0	TI	Multiplier select pin 0. Connect to GND or V _{CC} or float (no connection).	
7	OE	I	Output Enable. Tri-state CLK output when low. Internal pull-up	
8	X2	XO	Crystal Connection. Leave unconnected for clock input	

Clock Output Table

S1	S0	CLK
0	0	x4(1)
0	M(2)	x(16/3)
0	1	x5
M	0	x2.5
M	M	x2
M	1	x(10/3)
1	0	x6
1	M	x3
1	1	x8



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested)

Storage temperature	65 to 150°C
Ambient Operating Temperature	0 to 70°C
Supply Voltage to Ground Potential (V _{CC})	-0.3 to +7.0V
Inputs (Referenced to GND)	0.5 to Vcc+0.5V
Clock Output (Referenced to GND)	0.5 to Vcc+0.5V
Soldering Temperature (Max of 10 seconds)	260°C

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operation Conditions

Symbol	Description	Test Condition	Min.	Тур.	Max.	Units
V _{CC}	Supply Voltage		3		5.5	
V_{IH}	H-Level Input Voltage		2			V
$V_{ m IL}$	L-Level Input Voltage				0.8	
TA	Operating Temperature		0		70	°C

DC Electrical Characteristics ($V_{CC} = 3.3V \pm 0.3V$, $T_A = 0 \sim 70$ °C, unless noted)

Symbol	Description	Test Condition	Pin	Min.	Тур.	Max.	Units
V _{CC}	Supply Voltage		V _{CC}	3		5.5	V
I_{CC}	Supply Current	no load, 20MHz crystal			12	20	mA
37	input Logic High		ICLK	V _{CC/2} +1	$V_{\text{CC/2}}$		
$V_{ m IH}$	Input Logic Fign		OE	2			
V	Input Logio Logy		ICLK		$V_{\rm CC/2}$	V _{CC/2} -1	
$ m V_{IL}$	Input Logic Low		OE			0.8	
V_{IH}	Input Logic High			V _{CC/2} -0.5			V
V _{IM}	Input mid-Level		S0, S1		V _{CC/2}		
V_{IL}	Input Low Level					0.5	
V _{OH}	High-level output voltage	$I_{OH} = -12mA$	CLK	2.4			
V _{OL}	Low-level output voltage	$I_{OL} = 12mA$	CLK			0.4	




AC Electrical Characteristics ($V_{CC} = 3.3V \pm 0.3V$, $T_A = 0 \sim 70$ °C, unless noted)

Sym.	Parameter	Test Condition	Pin	Min.	Тур.	Max.	Unit
f_{IN}	Input Frequency	crystal	ICLK	5		30	MHz
t _r	Output clock rise time	0.8 to 2.0V			1		MITZ
t_{f}	Output clock fall time	2.0 to 0.8V	CLK		1		ns
Duty	Output clock duty cycle	At V _{CC} /2,V _{CC} : 3V, up to 120MHz	CLK	45	50	55	%
Duty	Output clock duty cycle	At V _{CC} /2,V _{CC} : 5V, up to 150MHz	CLK				70
	PLL bandwidth			10			kHz
	Output enable time	OE high to output on				50	ns
	Output disable time	OE low to tri-state				50	
	Period Jitter	70MHz~200MHz	CLK		50	100	
	Jitter over 200ns interval	100MH~200MHz	CLK			200	ps
	Output jitter refer to ICLK	40~150MHz	CLK		100~250		



Packaging Mechanical: 8-Pin SOIC (W)



Ordering Information

Ordering Code	Package Code	Package Description		
PI6C4511W	W	8-pin SOIC		
PI6C4511WE	WE	Pb-Free and Green 8-pin SOIC		

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/