



PI74FCT162244MT

Fast CMOS 16-Bit Heavy Buffer/Line Drivers

Product Features:

- Very high-speed buffer drivers for 150 pF heavy load and all 16-bit switching in 4.8ns max
- Meets JEDEC specification for DRAM DIMM module buffer propagation delay
- Low noise drivers: minimal undershoot/ringback and typical VOLP (output ground bounce) < 0.6V
- Packages available:
 - 48-pin 240-mil wide plastic TSSOP (A)
 - 48-pin 300-mil wide plastic SSOP (V)

Product Description:

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced CMOS technology, achieving industry leading speed grades.

The PI74FCT162244MT is a non-inverting 16-bit buffer/line driver designed specifically for applications driving heavy loads—ideally for DRAM modules/arrays and heavy load bus applications. This very high-speed, high-drive, low noise buffer driver device meets the JEDEC specification for DRAM DIMM module buffer drivers.

The PI74FCT162244MT offers a flow-through organization for ease of board layout. This part is plug-in compatible with the 74ABT16244/162244 and excels in applications where much higher speed and lower power dissipation are required.

The output drivers of the PI74FCT162244MT have the features of a balanced drive and controlled edge rate, resulting in minimal undershoot/ringback and ground bounce. This eliminates the need for external series termination resistors.

Logic Block Diagram



Product Pin Description


Pin Name	Description
\overline{xOE}	3-State Output Enable Inputs (Active LOW)
xAx	Inputs
xYx	3-State Outputs
GND	Ground
Vcc	Power

Truth Table

Inputs ⁽¹⁾		Outputs ⁽¹⁾
\overline{xOE}	xAx	xYx
L	L	L
L	H	H
H	X	Z

Note: 1. H = High Voltage Level
 X = Don't Care
 L = Low Voltage Level
 Z = High Impedance

Product Pin Configuration



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ± 10%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _{IN} = V _{CC}			1	μA
I _{IL}	Input LOW Current	V _{CC} = Max.	V _{IN} = GND			-1	μA
I _{OZH}	High Impedance	V _{CC} = Max.	V _{OUT} = 2.7V			1	μA
I _{OZL}	Output Current	V _{CC} = Max.	V _{OUT} = 0.5V			-1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA			-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND		-80	-140	-200	mA
I _O	Output Drive Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = 2.5V		-50		-180	mA
V _H	Input Hysteresis				100		mV

Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} OR V _{IL}	I _{OH} = -24.0 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} OR V _{IL}	I _{OL} = 24 mA		0.3	0.55	V
I _{ODL}	Output LOW Current	V _{CC} = 5V, V _{IN} = V _{IH} OR V _{IL} , V _{OUT} = 1.5V ⁽³⁾		60	115	150	mA
I _{ODH}	Output HIGH Current	V _{CC} = 5V, V _{IN} = V _{IH} OR V _{IL} , V _{OUT} = 1.5V ⁽³⁾		-60	-115	-150	mA

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		0.1	500	μA
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} = Max.	V _{IN} = 3.4V ⁽³⁾		0.5	1.5	mA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} = Max., Outputs Open x \overline{OE} = GND One Bit Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		60	100	μA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _i = 10 MHz 50% Duty Cycle x \overline{OE} = GND One Bit Toggling	V _{IN} = V _{CC} V _{IN} = GND		0.6	1.5 ⁽⁵⁾	mA
			V _{IN} = 3.4V V _{IN} = GND		0.9	2.3 ⁽⁵⁾	
		V _{CC} = Max., Outputs Open f _i = 2.5 MHz 50% Duty Cycle x \overline{OE} = GND 16 Bits Toggling	V _{IN} = V _{CC} V _{IN} = GND		2.4	4.5 ⁽⁵⁾	
			V _{IN} = 3.4V V _{IN} = GND		6.4	16.5 ⁽⁵⁾	

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

Switching Characteristics over Operating Range - High-Load Condition

Parameters	Description	Conditions ⁽¹⁾	162244MT		Unit
			Com.		
			Min	Max	
t _{PLH} t _{PHL}	Propagation Delay ⁽²⁾ xAX to xYx	CL = 150 pF All 16 Bits Switching	1.5	4.8	ns
t _{PZH} t _{PZL}	Output Enable Time xOE to xAX or xYx	CL = 50 pF RL = 500Ω	1.5	6.2	ns
t _{PHZ} t _{PLZ}	Output Disable Time ⁽³⁾ xOE to xAX or xYx		1.5	5.6	ns
t _{SK(o)}	Output Skew ⁽⁴⁾		—	0.5	ns

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

Application Note

Almost all propagation delay specifications in standard data books are specified for one single bit switching, not multiple-bit switching. The propagation delay t_{PLH}/t_{PHL} of a buffer driver increases very significantly for all 16 bits switching simultaneously, as compared with one single bit switching.

For realistic heavy load applications such as DRAM modules and per JEDEC DRAM module specification, the driver propagation delay should be specified for all 16 bits switching worst case. The specification for one single bit switching in standard data books has no useful meaning.

The following PI74FCT162244MT test data are tested *under 150 pF heavy loads and all 16 bits switching simultaneously*:




Figure 1. Vertical voltage scale is 1.0V/div. Reference voltage level y2 at the middle is 1.5V. Horizontal time scale is 1.0 ns/div. For PI74FCT162244MT with 150 pF loads, all 16 bits switching, the propagation delay t_{PLH} is 3.64 ns. Minimal undershoot and overshoot.




Figure 2. For PI74FCT162244MT, with 150pF load, all 16 bits switching, the propagation delay t_{PHL} is 4.3ns.




Figure 3. For PI74FCT162244MT, Output Skew t_{LH} of less than 300 ps under 150 pF load, and all 16 bits switching.




Figure 4. For PI74FCT162244MT, Output Skew t_{HL} is less than 300 ps under 150 pF load, and all 16 bits switching.