

PIC24FJ128GC010 FAMILY

16-Bit Flash Microcontrollers with 12-Bit Pipeline A/D, Sigma-Delta A/D, USB On-The-Go and XLP Technology

Advanced Analog Features

- 12-Bit, up to 50-Channel, High-Speed, Pipelined Analog-to-Digital (A/D) Converter:
 - Conversion rates up to 10 Msps
 - Compatibility features for low conversion rates
 - Flexible operating modes with auto-accumulate, Threshold Detect and channel scan using sample lists
 - Conversion available during Sleep and Idle
- 16-Bit Sigma-Delta Analog-to-Digital (A/D) Converter:
 - Programmable data rate with dithering option and adjustable oversampling ratios
 - Two differential channels
 - Configurable input gain stage
- Two 10-Bit Digital-to-Analog Converters (DAC):
 - Fast settling time supports 1 Msps update rate
- Two Rail-to-Rail, Input/Output, General Purpose
 Operational Amplifiers:
 - 2.5 MHz gain bandwidth product (typical)
 - Flexible input multiplexing options
 - Optional Comparator mode
- Three Rail-to-Rail, Enhanced Analog Comparators with Programmable Input/Output Configuration
- Three On-Chip Programmable Voltage References
- Charge Time Measurement Unit (CTMU):
 - Used for capacitive touch sensing, up to 50 channels
 - Time measurement down to 100 ps resolution
 - Operation in Sleep mode

Extreme Low-Power Features

- Multiple Power Management Options for Extreme Power Reduction:
 - VBAT allows for lowest power consumption on backup battery (with or without RTCC)
 - Deep Sleep allows near total power-down, with the ability to wake-up on internal or external triggers
 - Full RAM and state retention in select Deep Sleep and VBAT modes
 - Sleep and Idle modes selectively shut down peripherals and/or core for substantial power reduction and fast wake-up
 - Doze mode allows CPU to run at a lower clock speed than peripherals
- Alternate Clock modes Allow On-the-Fly Switching to a Lower Clock Speed for Selective Power Reduction
- Extreme Low-Power Current Consumption for Deep Sleep:
- WDT: 270 nA @ 3.3V, typical
- RTCC: 350 nA @ 32 kHz, 3.3V, typical
- Deep Sleep current, 75 nA, 3.3V, typical

	Memory				Analog Peripherals				Digital Peripherals				()						
Device	Program Flash (bytes)	Data RAM (bytes)	Pins	12-Bit HS A/D (ch)	16-Bit ∑∆ A/D (diff ch)	10-Bit DAC	sdwy dO	Comparators	CTMU (ch)	Input Capture	Output Compare/PWM	I²C™	IdS	UART w/IrDA [®]	EPMP/PSP	16-Bit Timers	LCD Controller (pixels)	USB OTG	Deep Sleep w/VBAT
PIC24FJ128GC010	128K	8K	100	50	2	2	2	3	50	9	9	2	2	4	Υ	5	472	Y	Y
PIC24FJ128GC006	128K	8K	64	30	2	2	2	3	30	9	9	2	2	4	Υ	5	248	Y	Y
PIC24FJ64GC010	64K	8K	100	50	2	2	2	3	50	9	9	2	2	4	Υ	5	472	Y	Y
PIC24FJ64GC006	64K	8K	64	30	2	2	2	3	30	9	9	2	2	4	Υ	5	248	Υ	Y

Universal Serial Bus Features

- · USB v2.0 On-The-Go (OTG) Compliant
- USB Device mode Operation from FRC Oscillator No Crystal Oscillator Required
- Dual Role Capable Can Act as Either Host or Peripheral
- Low-Speed (1.5 Mb/s) and Full-Speed (12 Mb/s) USB Operation in Host mode
- Full-Speed USB Operation in Device mode
- Low Jitter PLL for USB
- Supports up to 32 Endpoints (16 bidirectional):
- USB module can use any RAM location on the device as USB endpoint buffers
- On-Chip USB Transceiver with Interface for Off-Chip USB Transceiver
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- On-Chip Pull-up and Pull-Down Resistors

Peripheral Features

- LCD Display Controller:
 - Up to 59 segments by 8 commons
 - Internal charge pump and low-power, internal resistor biasing
 - Operation in Sleep mode
- Up to Five External Interrupt Sources
- Peripheral Pin Select (PPS); Allows Independent I/O Mapping of Many Peripherals
- Five 16-Bit Timers/Counters with Prescaler:
- Can be paired as 32-bit timers/counters
- Six-Channel DMA Supports All Peripheral modules:
 Minimizes CPU overhead, increases data throughput and lowers power consumption
- Nine Input Capture modules, Each with a Dedicated 16-Bit Timer
- Nine Output Compare/PWM modules, Each with a Dedicated 16-Bit Timer
- Enhanced Parallel Master/Slave Port (EPMP/EPSP)
- Hardware Real-Time Clock/Calendar (RTCC):
 Run, Sleep, Deep Sleep and VBAT modes
- Two 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- Two I²C[™] modules Support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Four UART modules:
 - Support RS-485, RS-232 and LIN/J2602
 - On-chip hardware encoder/decoder for IrDA®
 - Auto-wake-up on Auto-Baud Detect (ABD)
 - 4-level deep FIFO buffer
- Programmable, 32-Bit Cyclic Redundancy Check (CRC) Generator
- Digital Signal Modulator (DSM) Provides On-Chip FSK and PSK Modulation for a Digital Signal Stream
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Configurable Open-Drain Outputs on Digital I/O Pins
- 5.5V Tolerant Inputs on Select Pins


High-Performance CPU

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- C Compiler Optimized Instruction Set Architecture (ISA)
- 8 MHz Internal Oscillator:
 - 96 MHz PLL option for USB clocking
 - Multiple clock divide options
 - Run-time self-calibration capability for maintaining better than $\pm 0.20\%$ accuracy
 - Fast start-up
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/Integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- Two Address Generation Units (AGUs) for Separate Read and Write Addressing of Data Memory

Special Microcontroller Features

- Supply Voltage Range of 2.0V to 3.6V
- Two On-Chip Voltage Regulators (1.8V and 1.2V) for Regular and eXtreme Low-Power Operation
- 20,000 Erase/Write Cycle Endurance Flash Program Memory, Typical
- Flash Data Retention: 20 Years Minimum
- Self-Programmable under Software Control
- Programmable Reference Clock Output
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Emulation (ICE) via 2 Pins
- JTAG Boundary Scan Support
- Fail-Safe Clock Monitor Operation:
 Detects clock failure and switches to on-chip, low-power RC oscillator
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Separate Brown-out Reset (BOR) and Deep Sleep Brown-out Reset (DSBOR) Circuits
- Programmable High/Low-Voltage Detect (HLVD)
- Flexible Watchdog Timer (WDT) with its Own RC Oscillator for Reliable Operation
- Standard and Ultra Low-Power Watchdog Timers for Reliable Operation in Standard and Deep Sleep modes

Pin Diagrams




Pin	Function	Pin	Function	
1	CTED4/PMD5/LCDBIAS2/CN63/RE5	33	AN30/SEG12/RP16/USBID/PMA12/CN71/RF3	
2	PMD6/LCDBIAS1/CN64/RE6	34	VBUS/CN83/RF7	
3	PMD7/LCDBIAS0/CN65/RE7	35	VUSB3V3	
4	BGBUF2/AN17/OA1PB/C1IND/SEG0/RP21/T5CK/PMA5/CN8/ RG6		D-/CN73/RG3	
5	VLCAP1/AN18/OA1NE/C1INC/RP26/PMA4/CN9/RG7	37	D+/CN72/RG2	
6	VLCAP2/AN19/OA1ND/C2IND/RP19/PMA3/CN10/RG8	38	VDD	
7	MCLR	39	OSCI/CLKI/CN23/RC12	
8	AN49/OA1PA/C2INC/SEG1/DAC1/RP27/PMA2/CN11/RG9	40	OSCO/CLKO/CN22/RC15	
9	Vss	41	Vss	
10	VDD	42	AN40/SEG13/RP2/RTCC/DMLN/OCTRIG1/PMA13/CN53/RD8	
11	PGEC3/AN5/OA1OUT/C1INA/SEG2/RP18/CN7/RB5	43	AN24/SEG14/RP4/SDA1/DPLN/PMACK2/CN54/RD9	
12	PGED3/AN4/OA2NC/C1INB/SEG3/RP28/USBOEN/CN6/RB4	44	AN41/C3IND/SEG15/SCL1/PMA15/CS2/CN55/RD10	
13	AN3/OA2OUT/C2INA/SEG4/VPIO/CN5/RB3	45	TMS/AN42/OA2PA/C3INC/SEG16/ RP12 /PMA14/CS1/CN56/ RD11	
14	AN2/OA2NC/CTCMP/C2INB/SEG5/RP13/T4CK/VMIO/CTED13/ PMA7/CN4/RB2		AN43/OA2NA/SEG17/RP11/Vcmpst3/DMH/INT0/CN49/RD0	
15	PGEC1/CVREF-/AVREF-/AN1/OA2PB/SEG6/ RP1 /CTED12/CN3/ RB1		SOSCI/RC13	
16	PGED1/CVREF+/AVREF+/DVREF+/BGBUF1/AN0/SEG7/ RP0 / PMA6/CN2/RB0		SOSCO/RPI37/SCLKI/RC14	
17	PGEC2/AN6/OA1PD/RP6/LCDBIAS3/CN24/RB6	49	AN35/SEG20/RP24/CN50/RD1	
18	PGED2/AN7/COM6/SEG30/RP7/CN25/RB7	50	AN25/OA2NB/SEG21/RP23/DPH/PMACK1/CN51/RD2	
19	AVDD	51	AN44/OA2PE/SEG22/RP22/PMBE0/CN52/RD3	
20	AVss	52	AN47/OA1PE/SEG23/RP25/PMWR/CN13/RD4	
21	SVss	53	AN48/OA1NB/SEG24/RP20/PMRD/CN14/RD5	
22	CH0+	54	AN34/OA1PC/C3INB/SEG25/CN15/RD6	
23	CH0-	55	AN20/C3INA/SEG26/CN16/RD7	
24	CH1+/SVREF+	56	VCAP	
25	CH1-/CH1SE/SVREF-	57	VBAT	
26	SVDD	58	COM7/SEG27/Vcmpst1/CN68/RF0	
27	TCK/AN12/COM5/SEG18/T1CK/CTED2/PMA11/CN30/RB12	59	COM4/SEG47/VCMPST2/CN69/RF1	
28	TDI/AN13/OA2PD/SEG19/DAC2/CTED1/PMA10/CN31/RB13	60	COM3/PMD0/CN58/RE0	
29	TDO/AN14/OA2NE/SEG8/ RP14 /CTED5/CTPLS/PMA1/CN32/ RB14	61	COM2/PMD1/CN59/RE1	
30	AN15/SEG9/RP29/T2CK/REFO/CTED6/PMA0/CN12/RB15	62	COM1/PMD2/CN60/RE2	
31	AN11/OA2ND/SEG10/RP10/SDA2/T3CK/PMA9/CN17/RF4	63	COM0/CTED9/PMD3/CN61/RE3	
32	CVREF/AN10/OA2PC/SEG11/RP17/SCL2/PMA8/CN18/RF5	64	HLVDIN/SEG62/CTED8/PMD4/CN62/RE4	

TABLE 1: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 64-PIN DEVICES

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions.

PIC24FJ128GC010 FAMILY

Pin Diagrams (Continued)



Pin	Function	Pin	Function
1	AN33/SEG50/CTED3/CN82/RG15	41	AN12/COM5/SEG18/T1CK/CTED2/PMA11/CN30/RB12
2	Vdd	42	AN13/OA2PD/SEG19/DAC2/CTED1/PMA10/CN31/RB13
3	CTED4/PMD5/LCDBIAS2/CN63/RE5	43	AN14/OA2NE/SEG8/RP14/CTED5/CTPLS/PMA1/CN32/RB14
4	PMD6/LCDBIAS1/CN64/RE6	44	AN15/SEG9/RP29/T2CK/REFO/CTED6/PMA0/CN12/RB15
5	PMD7/LCDBIAS0/CN65/RE7	45	Vss
6	AN8/OA1NB/SEG32/RPI38/CN45/RC1	46	VDD
7	SEG51/ RPI39 /CN46/RC2	47	AN28/SEG38/ RPI43 /CN20/RD14
8	AN9/SEG33/ RPI40 /CN47/RC3	48	AN29/SEG39/RP5/CN21/RD15
9	AN16/SEG52/RPI41/PMCS2/CN48/RC4	49	AN11/OA2ND/SEG10/RP10/SDA2 ⁽³⁾ /T3CK/PMA9/CN17/RF4
10	BGBUF2/AN17/OA1PB/C1IND/SEG0/ RP21 /T5CK/PMA5/CN8/ RG6	50	CVREF/AN10/OA2PC/SEG11/ RP17 /SCL2 ⁽³⁾ /PMA8/CN18/RF5
11	VLCAP1/AN18/OA1NE/C1INC/RP26/PMA4/CN9/RG7	51	AN30/SEG12/RP16/USBID/PMA12/CN71/RF3
12	VLCAP2/AN19/OA1NC/C2IND/RP19/PMA3/CN10/RG8	52	AN31/SEG40/RP30/CN70/RF2
13	MCLR	53	AN32/SEG41/ RP15 /CN74/RF8
14	AN49/OA1PA/C2INC/SEG1/DAC1/RP27/PMA2/CN11/RG9	54	VBUS/CN83/RF7
15	Vss	55	VUSB3V3
16	Vdd	56	D-/CN73/RG3
17	TMS/SEG48/CTED0/CN33/RA0	57	D+/CN72/RG2
18	SEG34/ RPI33 /PMCS1/CN66/RE8	58	SEG55/SCL2/CN35/RA2
19	AN21/SEG35/RPI34/PMA19/CN67/RE9	59	SEG56/SDA2/PMA20/CN36/RA3
20	PGEC3/AN5/OA1OUT/C1INA/SEG2/RP18/CN7/RB5	60	TDI/AN36/SEG29/PMA21/CN37/RA4
21	PGED3/AN4/OA1NA/C1INB/SEG3/RP28/USBOEN/CN6/RB4	61	TDO/AN37/SEG28/CN38/RA5
22	AN3/OA2OUT/C2INA/SEG4/VPIO/CN5/RB3	62	VDD
23	AN2/OA2NC/CTCMP/C2INB/SEG5/RP13/T4CK/VMIO/CTED13/ CN4/RB2	63	OSCI/CLKI/CN23/RC12
24	PGEC1/CVREF-/AVREF-/AN1/OA2PB/SEG6/RP1/CTED12/CN3/ RB1	64	OSCO/CLKO/CN22/RC15
25	PGED1/CVREF+/AVREF+/DVREF+/BGBUF1/AN0/SEG7/RP0/CN2/ RB0	65	Vss
26	PGEC2/AN6/OA1PD/RP6/LCDBIAS3/CN24/RB6	66	AN38/SEG42/RPI36/SCL1/OCTRIG2/PMA22/CN43/RA14
27	PGED2/AN7/COM6/SEG30/RP7/CN25/RB7	67	AN39/SEG43/RPI35/SDA1/PMBE1/CN44/RA15
28	CVREF- ⁽¹⁾ /AVREF- ⁽²⁾ /SEG36/PMA7/CN41/RA9	68	AN40/SEG13/RP2/RTCC/DMLN/OCTRIG1/PMA13/CN53/RD8
29	CVREF+ ⁽¹⁾ /AVREF+ ⁽²⁾ /SEG37/PMA6/CN42/RA10	69	AN24/SEG14/RP4/DPLN/PMACK2/CN54/RD9
30	AVdd	70	AN41/C3IND/SEG15/PMA15/CS2/CN55/RD10
31	AVss	71	AN42/OA2PA/C3INC/SEG16/RP12/PMA14/CS1/CN56/RD11
32	SVss	72	AN43/OA2NA/SEG17/RP11/VCMPST3/DMH/INT0/CN49/RD0
33	CH0+	73	SOSCI/RC13
34	CH0-	74	SOSCO/SCLKI/RPI37/RC14
35	CH1+/SVREF+	75	Vss
36	CH1-/CH1SE/SVREF-	76	AN35/SEG20/RP24/CN50/RD1
37	SVDD	77	AN25/OA2NB/SEG21/RP23/DPH/PMACK1/CN51/RD2
38	TCK/AN26/SEG31/CN34/RA1	78	AN44/OA2PE/SEG22/RP22/PMBE0/CN52/RD3
39	AN27/SEG53/RP31/CN76/RF13	79	AN45/SEG44/RPI42/PMD12/CN57/RD12
40	SEG54/RPI32/CTED7/PMA18/CN75/RF12	80	AN46/SEG45/PMD13/CN19/RD13

TABLE 2: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 100-PIN DEVICES

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions.

Note 1: Alternate pin assignments for the external comparator voltage references as determined by the ALTCVREF Configuration bit.

2: Alternate pin assignments for the external A/D voltage references as determined by the ALTADREF Configuration bit.

3: Alternate pin assignments for I2C2 as determined by the I2C2SEL Configuration bit.

TABLE 2: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 100-PIN DEVICES (CONTINUED)

Pin	Function		Function
81	AN47/OA1PE/SEG23/RP25/PMWR/CN13/RD4	91	AN23/SEG57/CN39/RA6
82	AN48/OA1NB/SEG24/RP20/PMRD/CN14/RD5	92	AN22/SEG58/PMA17/CN40/RA7
83	AN34/OA1PC/C3INB/SEG25/PMD14/CN15/RD6	93	COM3/PMD0/CN58/RE0
84	AN20/C3INA/SEG26/PMD15/CN16/RD7	94	COM2/PMD1/CN59/RE1
85	VCAP	95	SEG59/CTED11/PMA16/CN81/RG14
86	VBAT	96	SEG60/CN79/RG12
87	COM7/SEG27/VCMPST1/PMD11/CN68/RF0	97	SEG61/CTED10/CN80/RG13
88	COM4/SEG47/Vcmpst2/PMD10/CN69/RF1	98	COM1/PMD2/CN60/RE2
89	SEG46/PMD9/CN78/RG1	99	COM0/CTED9/PMD3/CN61/RE3
90	SEG49/PMD8/CN77/RG0	100	HLVDIN/SEG62/CTED8/PMD4/CN62/RE4

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions.

Note 1: Alternate pin assignments for the external comparator voltage references as determined by the ALTCVREF Configuration bit.

2: Alternate pin assignments for the external A/D voltage references as determined by the ALTADREF Configuration bit.

3: Alternate pin assignments for I2C2 as determined by the I2C2SEL Configuration bit.

PIC24FJ128GC010 FAMILY

Pin Diagrams (Continued)

121-Pin BGA (10 mm x 10 mm, Top View)

	1	2	3	4	5	6	7	8	9	10	11
A	• RE4	e RE3	RG13	e RE0	RG0	● RF1	O Vbat	O N/C	RD12	RD2	● RD1
в	O N/C	RG15	• RE2	e RE1	RA7	● RF0	O Vcap	RD5	RD3	O Vss	O RC14
с	O RE6	O Vdd	RG12	RG14	RA6	O N/C	RD7	RD4	O N/C	O RC13	RD11
D	RC1	O RE7	O RE5	O N/C	O N/C	O N/C	RD6	RD13	RD0	O N/C	RD10
Е	RC4	RC3	O RG6	RC2	O N/C	RG1	O N/C	RA15	RD8	RD9	RA14
F	MCLR	O RG8	O RG9	O RG7	O Vss	O N/C	O N/C	O Vdd	O OSCI/ RC12	O Vss	O OSCO/ RC15
G	RE8	e RE9	RA0	O N/C	O Vdd	O Vdd	O Vss	O N/C	RA5	RA3	RA4
н	O RB5	RB4	O N/C	O N/C	O CH0-	O N/C	O N/C	VBUS/ RF7	O Vusb3v3	O D+/RG2	RA2
J	O RB3	RB2	RB7	O AVdd	O SVdd	RA1	RB12	O N/C	O N/C	RF8	O D-/RG3
к	O RB1	O RB0	O RA10	O SVss	O CH1+	RF12	RB14	O Vdd	RD15	● RF3	● RF2
L	O RB6	O RA9	O AVss	O CH0+	O CH1-	• RF13	O RB13	RB15	RD14	● RF4	● RF5

Legend: Shaded balls indicate pins tolerant to up to +5.5 VDC. See Table 3 for complete pinout descriptions.

Pin	Function	Pin	Function
A1	HLVDIN/SEG62/CTED8/PMD4/CN62/RE4	E1	AN16/SEG52/RPI41/PMCS2/CN48/RC4
A2	COM0/CTED9/PMD3/CN61/RE3	E2	AN9/OA1NC/SEG33/ RPI40 /CN47/RC3
A3	SEG61/CTED10/CN80/RG13		BGBUF2/AN17/OA1PB/C1IND/SEG0/RP21/T5CK/PMA5/ CN8/RG6
A4	COM3/PMD0/CN58/RE0	E4	SEG51/ RPI39 /CN46/RC2
A5	SEG49/PMD8/CN77/RG0	E5	N/C
A6	COM4/SEG47/Vcmpst2/PMD10/CN69/RF1	E6	SEG46/PMD9/CN78/RG1
A7	VBAT	E7	N/C
A8	N/C	E8	AN39/SEG43/RPI35/SDA1/PMBE1/CN44/RA15
A9	AN45/SEG44/ RPI42 /PMD12/CN57/RD12	E9	AN40/SEG13/ RP2 /RTCC/DMLN/OCTRIG1/PMA13/CN53/ RD8
A10	AN25/OA2NB/SEG21/RP23/DPH/PMACK1/CN51/RD2	E10	AN24/SEG14/RP4/DPLN/PMACK2/CN54/RD9
A11	AN35/SEG20/ RP24 /CN50/RD1	E11	AN38/SEG42/RPI36/SCL1/OCTRIG2/PMA22/CN43/RA14
B1	N/C	F1	MCLR
B2	AN33/SEG50/CTED3/CN82/RG15	F2	VLCAP2/AN19/OA1ND/C2IND/RP19/PMA3/CN10/RG8
B3	COM1/PMD2/CN60/RE2	F3	AN49/C2INC/SEG1/DAC1/RP27/PMA2/CN11/RG9
B4	COM2/PMD1/CN59/RE1	F4	VLCAP1/AN18/OA1NE/C1INC/RP26/PMA4/CN9/RG7
B5	AN22/SEG58/PMA17/CN40/RA7	F5	Vss
B6	COM7/SEG27/Vcmpst1/PMD11/CN68/RF0	F6	N/C
B7	VCAP	F7	N/C
B8	AN48/OA1NB/SEG24/RP20/PMRD/CN14/RD5	F8	VDD
B9	AN44/OA2PE/SEG22/RP22/PMBE0/CN52/RD3	F9	OSCI/CLKI/CN23/RC12
B10	Vss	F10	Vss
B11	SOSCO/SCLKI/RPI37/RC14	F11	OSCO/CLKO/CN22/RC15
C1	PMD6/LCDBIAS1/CN64/RE6	G1	SEG34/RPI33/PMCS1/CN66/RE8
C2	Vdd	G2	AN21/SEG35/RPI34/PMA19/CN67/RE9
C3	SEG60/CN79/RG12	G3	TMS/SEG48/CTED0/CN33/RA0
C4	SEG59/CTED11/PMA16/CN81/RG14	G4	N/C
C5	AN23/SEG57/CN39/RA6	G5	VDD
C6	N/C	G6	VDD
C7	AN20/C3INA/SEG26/PMD15/CN16/RD7	G7	Vss
C8	AN47/OA1PE/SEG23/RP25/PMWR/CN13/RD4	G8	N/C
C9	N/C	G9	TDO/AN37/SEG28/CN38/RA5
C10	SOSCI/RC13	G10	SEG56/SDA2/PMA20/CN36/RA3
C11	AN42/OA2PA/C3INC/SEG16/RP12/PMA14/CS1/CN56/RD11	G11	TDI/AN36/SEG29/PMA21/CN37/RA4
D1	AN8/OA1NB/SEG32/RPI38/CN45/RC1	H1	PGEC3/AN5/OA1OUT/C1INA/SEG2/RP18/CN7/RB5
D2	PMD7/LCDBIAS0/CN65/RE7	H2	PGED3/AN4/OA1NA/C1INB/SEG3/RP28/USBOEN/CN6/RB4
D3	CTED4/PMD5/LCDBIAS2/CN63/RE5	H3	N/C
D4	N/C	H4	N/C
D5	N/C	H5	CH0-
D6	N/C	H6	N/C
D7	AN34/OA1PC/C3INB/SEG25/PMD14/CN15/RD6	H7	N/C
D8	AN46/SEG45/PMD13/CN19/RD13	H8	VBUS/CN83/RF7
D9	AN43/OA2NA/SEG17/RP11/VCMPST3/DMH/INT0/CN49/RD0	H9	VUSB3V3
D10	N/C	H10	D+/CN72/RG2
D11	AN41/C3IND/SEG15/PMA15/CS2/CN55/RD10	H11	SEG55/SCL2/CN35/RA2

TABLE 3: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 121-PIN DEVICES

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions.

Note 1: Alternate pin assignments for the external comparator voltage references as determined by the ALTCVREF Configuration bit.

2: Alternate pin assignments for the external A/D voltage references as determined by the ALTADREF Configuration bit.

3: Alternate pin assignments for I2C2 as determined by the I2C2SEL Configuration bit.

	TABLE 3:	COMPLETE PIN FUNCTION DESCRIPTIONS FOR 121-PIN DEVICES (CONTINUED)
--	----------	--

Pin	Function	Pin	Function
J1	AN3/OA2OUT/C2INA/SEG4/VPIO/CN5/RB3	K7	AN14/OA2NE/SEG8/RP14/CTED5/CTPLS/PMA1/CN32/RB14
J2	AN2/OA2NC/CTCMP/C2INB/SEG5/ RP13 /T4CK/VMIO/ CTED13/CN4/RB2	K8	VDD
J3	PGED2/AN7/COM6/SEG30/RP7/CN25/RB7	K9	AN29/SEG39/RP5/CN21/RD15
J4	AVDD	K10	AN30/SEG12/RP16/USBID/PMA12/CN71/RF3
J5	SVDD	K11	AN31/SEG40/RP30/CN70/RF2
J6	TCK/AN26/SEG31/CN34/RA1	L1	PGEC2/AN6/OA1PD/RP6/LCDBIAS3/CN24/RB6
J7	AN12/COM5/SEG18/T1CK/CTED2/PMA11/CN30/RB12	L2	CVREF- ⁽¹⁾ /AVREF- ⁽²⁾ /SEG36/PMA7/CN41/RA9
J8	N/C	L3	AVss
J9	N/C	L4	CH0+
J10	AN32/SEG41/ RP15 /CN74/RF8	L5	CH1-/CH1SE/SVREF-
J11	D-/CN73/RG3	L6	AN27/SEG53/RP31/CN76/RF13
K1	PGEC1/CVREF-/AVREF-/AN1/OA2PB/SEG6/ RP1 /CTED12/ CN3/RB1	L7	AN13/OA2PD/SEG19/DAC2/CTED1/PMA10/CN31/RB13
K2	PGED1/CVREF+/AVREF+/DVREF+/BGBUF1/AN0/SEG7/ RP0 / CN2/RB0	L8	AN15/SEG9/RP29/T2CK/REFO/CTED6/PMA0/CN12/RB15
K3	CVREF+ ⁽¹⁾ /AVREF+ ⁽²⁾ /SEG37/PMA6/CN42/RA10	L9	AN28/SEG38/RPI43/CN20/RD14
K4	SVss	L10	AN11/OA2ND/SEG10/RP10/SDA2 ⁽³⁾ /T3CK/PMA9/CN17/RF4
K5	CH1+/SVREF+	L11	CVREF/AN10/OA2PC/SEG11/RP17/SCL2 ⁽³⁾ /PMA8/CN18/RF5
K6	SEG54/RPI32/CTED7/PMA18/CN75/RF12		

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions.

Note 1: Alternate pin assignments for the external comparator voltage references as determined by the ALTCVREF Configuration bit.

2: Alternate pin assignments for the external A/D voltage references as determined by the ALTADREF Configuration bit.

3: Alternate pin assignments for I2C2 as determined by the I2C2SEL Configuration bit.

Table of Contents

1.0	Device Overview	13
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	33
3.0	CPU	
4.0	Memory Organization	45
5.0	Direct Memory Access Controller (DMA)	83
6.0	Flash Program Memory	
7.0	Resets	
8.0	Interrupt Controller	
9.0	Oscillator Configuration	
10.0	Power-Saving Features	
11.0	I/O Ports	
12.0	Timer1	215
13.0	Timer2/3 and Timer4/5	
14.0	Input Capture with Dedicated Timers	223
15.0	Output Compare with Dedicated Timers	
16.0	Serial Peripheral Interface (SPI)	
17.0	· · · · · · · · · · · · · · · · · · ·	
18.0	Universal Asynchronous Receiver Transmitter (UART)	
19.0	Universal Serial Bus with On-The-Go Support (USB OTG)	
	Data Signal Modulator	
21.0	Enhanced Parallel Master Port (EPMP)	
22.0	Liquid Crystal Display (LCD) Controller	
23.0	Real-Time Clock and Calendar (RTCC)	323
24.0	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	
25.0	Overview of Advanced Analog Features	
26.0	12-Bit High-Speed, Pipeline A/D Converter	
27.0	16-Bit Sigma-Delta Analog-to-Digital (A/D) Converter	
28.0	10-Bit Digital-to-Analog Converter (DAC)	
29.0	Dual Operational Amplifier Module	
30.0	Triple Comparator Module	
31.0	Comparator Voltage Reference	
32.0	Charge Time Measurement Unit (CTMU)	389
33.0	High/Low-Voltage Detect (HLVD)	397
34.0	Special Features	399
35.0	Development Support	413
36.0	Instruction Set Summary	417
37.0	Electrical Characteristics	425
	Packaging Information	
Appe	endix A: Revision History	459
Index	κ	461
	Microchip Web Site	
	omer Change Notification Service	
Cust	omer Support	467
	der Response	
Prod	uct Identification System	469

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ64GC006 PIC24FJ128GC006
- PIC24FJ64GC010 PIC24FJ128GC010

The PIC24FJ128GC010 family expands the capabilities of the PIC24F family by adding a complete selection of advanced analog peripherals to its existing digital features. This combination, along with its ultra low-power features, Direct Memory Access (DMA) for peripherals, USB On-The-Go (OTG) and a built-in LCD controller and driver, makes this family the new standard for mixed-signal PIC[®] microcontrollers in one economical and power-saving package.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] Digital Signal Controllers (DSCs). The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 32 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- · Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as 'C'
- Operational performance up to 16 MIPS

1.1.2 XLP POWER-SAVING TECHNOLOGY

The PIC24FJ128GC010 family of devices introduces a greatly expanded range of power-saving operating modes for the ultimate in power conservation. The new modes include:

- Retention Sleep, with essential circuits being powered from a separate low-voltage regulator
- Retention Deep Sleep, a lower power mode that maintains data RAM for fast start-up
- Deep Sleep without RTCC, for the lowest possible power consumption under software control
- VBAT mode (with or without RTCC), to continue limited operation from a backup battery when VDD is removed

Many of these new low-power modes also support the continuous operation of the low-power, on-chip Real-Time Clock/Calendar (RTCC), making it possible for an application to keep time while the device is otherwise asleep.

Aside from these new features, PIC24FJ128GC010 family devices also include all of the legacy power-saving features of previous PIC24F microcontrollers, such as:

- On-the-Fly Clock Switching, allowing the selection of a lower power clock during run time
- Doze Mode Operation, for maintaining peripheral clock speed while slowing the CPU clock
- Instruction-Based Power-Saving Modes, for quick invocation of Idle and the many Sleep modes.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ128GC010 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes
- Two External Clock modes
- A Phase Lock Loop (PLL) frequency multiplier, which allows clock speeds of up to 32 MHz
- A Fast Internal Oscillator (FRC) nominal 8 MHz output, with multiple frequency divider options and automatic frequency self-calibration during run time
- A separate Low-Power Internal RC Oscillator (LPRC) – 31 kHz nominal, for low-power, timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, while still selecting a Microchip device.

1.2 Advanced Analog Features

The centerpiece of the PIC24FJ128GC010 family is the advanced analog block. This feature set provides application developers with all the tools they need for single chip applications that demand high analog performance. Included in the advanced analog block are:

- A new 12-bit, pipelined A/D Converter (A/D) module. A major departure from previous PIC24F A/D Converters, this module offers up to 50 single-ended input channels (or up to 25 differential channel pairs) and conversion rates of up to ten million samples per second. It also provides a wider range of new features that allow the converter to assess and make decisions on incoming data without CPU intervention.
- A dual differential channel, Sigma-Delta A/D Converter, for applications requiring high-precision conversions (up to 16-bit resolution). The Sigma-Delta Converter also offers programmable gain on each channel pair, and user-configurable data rate, between 976 samples per second and 62.5 ksps.
- Two independent, 10-bit Digital-to-Analog Converters (DACs), each capable of conversion rates up to one million samples per second.
- A comparator module with three analog comparators that are configurable for a wide range of operations. The comparators also have their own independent, configurable voltage reference.
- A dual operational amplifier module with multiple input options, selectable power modes, and rail-to-rail operation on the inputs and outputs. Each of the op amps can also be configured to function as a comparator, complete with interrupt generation.
- A dedicated, integrated band gap voltage reference for all analog modules, providing a range of on-chip reference voltages and two buffered reference outputs.
- Flexible multiplexing options for the entire analog block, allowing for the convenient sharing of signals between the analog modules.

1.3 DMA Controller

PIC24FJ128GC010 family devices also add a Direct Memory Access (DMA) controller to the existing PIC24F architecture. The DMA acts in concert with the CPU, allowing data to move between data memory and peripherals without the intervention of the CPU, increasing data throughput, and decreasing execution time overhead. Six independently programmable channels make it possible to service multiple peripherals at virtually the same time, with each channel peripheral performing a different operation. Many types of data transfer operations are supported.

1.4 USB On-The-Go (OTG)

USB On-The-Go provides on-chip functionality as a target device compatible with the USB 2.0 standard, as well as limited stand-alone functionality as a USB embedded host. By implementing USB Host Negotiation Protocol (HNP), the module can also dynamically switch between device and host operation, allowing for a much wider range of versatile USB-enabled applications on a microcontroller platform.

PIC24FJ128GC010 family devices also incorporate an integrated USB transceiver and precision oscillator, minimizing the required complexity of implementing a complete USB device, embedded host, dual role or On-The-Go application.

1.5 LCD Controller

With the PIC24FJ128GC010 family of devices, Microchip introduces its versatile Liquid Crystal Display (LCD) controller and driver to the PIC24F family. The on-chip LCD driver includes many features that make the integration of displays in low-power applications easier. These include an integrated voltage regulator with charge pump and an integrated internal resistor ladder that allows contrast control in software, and display operation above device VDD.

1.6 Other Special Features

- Peripheral Pin Select (PPS): The Peripheral Pin Select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ128GC010 family incorporates several different serial communication peripherals to handle a range of application requirements. There are two independent I²C™ modules that support both Master and Slave modes of operation. Devices also have, through the PPS feature, four independent UARTs with built-in IrDA[®] encoders/decoders and two SPI modules.
- **CTMU Interface:** In addition to their other analog features, members of the PIC24FJ128GC010 family include the CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.
- Enhanced Parallel Master/Parallel Slave Port: This module allows rapid and transparent access to the microcontroller data bus, and enables the CPU to directly address external data memory. The parallel port can function in Master or Slave mode, accommodating data widths of 4, 8 or 16 bits, and address widths of up to 23 bits in Master modes.
- Real-Time Clock and Calendar (RTCC): This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- Data Signal Modulator (DSM): The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output.

1.7 Details on Individual Family Members

Devices in the PIC24FJ128GC010 family are available in 64-pin and 100/121-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in six ways:

- Flash program memory (64 Kbytes for PIC24FJ64GC0XX devices and 128 Kbytes for PIC24FJ128GC0XX devices).
- Available I/O pins and ports (53 pins on 6 ports for 64-pin devices and 85 pins on 7 ports for 100/121-pin devices).
- 3. Available Interrupt-on-Change Notification (ICN) inputs (52 on 64-pin devices and 82 on 100/121-pin devices).
- 4. Available remappable pins (29 pins on 64-pin devices and 44 pins on 100/121-pin devices).
- 5. Maximum available drivable LCD pixels (196 for 64-pin devices and 472 on 100/121-pin devices.)
- Analog input channels for the pipeline A/D Converter (29 channels for 64-pin devices and 50 channels for 100/121-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1 and Table 1-2.

A list of pin features available on the PIC24FJ128GC010 family devices, sorted by function, is shown in Table 1-3. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ128GC010 FAMILY: 64-PIN

Features	PIC24FJ64GC006 PIC24FJ128GC00						
Operating Frequency	DC – 3	32 MHz					
Program Memory (bytes)	64K	128K					
Program Memory (instructions)	22,016	44,032					
Data Memory (bytes)	8	K					
Interrupt Sources (soft vectors/ NMI traps)	65 (6	61/4)					
I/O Ports	Ports B, C	, D, E, F, G					
Total I/O Pins	5	3					
Remappable Pins	30 (29 I/O, ⁻	1 input only)					
Timers:							
Total Number (16-bit)	5((1)					
32-Bit (from paired 16-bit timers)	2	2					
Input Capture w/Timer Channels	90	(1)					
Output Compare/PWM Channels	90	(1)					
Input Change Notification Interrupt	5	2					
Serial Communications:							
UART	40	(1)					
SPI (3-wire/4-wire)	2 ⁽¹⁾						
I ² C [™]	2						
Digital Signal Modulator	Yes						
Parallel Communications (EPMP/PSP)	Yes						
JTAG Boundary Scan	Yes						
12-Bit Pipeline Analog-to-Digital Converter (A/D) (input channels)	29						
Sigma-Delta Analog-to-Digital Converter (A/D) (differential channels)	2	2					
Digital-to-Analog Converter (DAC)	2						
Operational Amplifiers	2						
Analog Comparators	3	3					
CTMU Interface	Ye	es					
LCD Controller (available pixels)	196 (28 SE	G x 7 COM)					
Resets (and delays)	Core <u>POR,</u> VDD POR, VBAT POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock)						
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations						
Packages	64-Pin TQFP and QFN						

Note 1: Peripherals are accessible through remappable pins.

Features	PIC24FJ64GC010	PIC24FJ128GC010					
Operating Frequency	DC – 32 MHz						
Program Memory (bytes)	64K	128K					
Program Memory (instructions)	22,016	44,032					
Data Memory (bytes)	8K						
Interrupt Sources (soft vectors/ NMI traps)	66 (62/-	4)					
I/O Ports	Ports A, B, C, I	D, E, F, G					
Total I/O Pins	85						
Remappable Pins	44 (32 I/O, 12 i	nput only)					
Timers:							
Total Number (16-bit)	5 ⁽¹⁾						
32-Bit (from paired 16-bit timers)	2						
Input Capture w/Timer Channels	9 ⁽¹⁾						
Output Compare/PWM Channels	9 ⁽¹⁾						
Input Change Notification Interrupt	82						
Serial Communications:							
UART	4 ⁽¹⁾						
SPI (3-wire/4-wire)	2 ⁽¹⁾						
I ² C™	2						
Digital Signal Modulator	Yes						
Parallel Communications (EPMP/PSP)	Yes						
JTAG Boundary Scan	Yes						
12-Bit Pipeline Analog-to-Digital Converter (A/D) (input channels)	50						
Sigma-Delta Analog-to-Digital Converter (A/D) (differential channels)	2						
Digital-to-Analog Converter (DAC)	2						
Operational Amplifiers	2						
Analog Comparators	3						
CTMU Interface	Yes						
LCD Controller (available pixels)	472 (59 SEG >	(8 COM)					
Resets (and delays)	Core POR, VDD POR, VBAT POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock)						
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations						
Packages	100-Pin TQFP and 121-Pin BGA						

TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ128GC010 FAMILY: 100/121-PIN DEVICES

Note 1: Peripherals are accessible through remappable pins.

PIC24FJ128GC010 FAMILY




FIGURE 1-1: PIC24FJ128GC010 FAMILY GENERAL BLOCK DIAGRAM

Pin	Pin Num	ber/Grid L	ocator		Input			
Function	64-Pin TQFP/QFN	64-Pin 100-Pin 121-Pin ^{1/O} Buffer		Buffer	Description			
AN0	16	25	K2	I	ANA	12-Bit Pipeline A/D Converter Inputs.		
AN1	15	24	K1	I	ANA			
AN2	14	23	J2	I	ANA			
AN3	13	22	J1	I	ANA	1		
AN4	12	21	H2	I	ANA	1		
AN5	11	20	H1	I	ANA			
AN6	17	26	L1	I	ANA			
AN7	18	27	J3	I	ANA			
AN8	_	6	D1	I	ANA			
AN9	_	8	E2	I	ANA	1		
AN10	32	50	L11	I	ANA	1		
AN11	31	49	L10	I	ANA	1		
AN12	27	41	J7	I	ANA			
AN13	28	42	L7	I	ANA			
AN14	29	43	K7	I	ANA			
AN15	30	44	L8	I	ANA			
AN16	_	9	E1	I	ANA			
AN17	4	10	E3	I	ANA			
AN18	5	11	F4	I	ANA			
AN19	6	12	F2	I	ANA			
AN20	55	84	C7	I	ANA			
AN21	_	19	G2	I	ANA	1		
AN22	_	92	B5	I	ANA	1		
AN23	_	91	C5	I	ANA	1		
AN24	43	69	E10	I	ANA	1		
AN25	50	77	A10	I	ANA	1		
AN26	_	38	J6	I	ANA	1		
AN27	_	39	L6	Ι	ANA	7		
AN28	_	47	L9	Ι	ANA	1		
AN29	_	48	K9	I	ANA	1		
AN30	33	51	K10	Ι	ANA	1		
AN31	—	52	K11	Ι	ANA	1		
AN32	_	53	J10	Ι	ANA	1		
AN33	_	1	B2	Ι	ANA	1		
AN34	54	83	D7	Ι	ANA	1		
AN35	49	76	A11	Ι	ANA	1		
AN36	_	60	G11	Ι	ANA			
AN37	_	61	G9	Ι	ANA	1		
AN38	_	66	E11	Ι	ANA	1		
AN39	_	67	E8	Ι	ANA	1		
AN40	42	68	E9	I	ANA	1		
Legend: T	TI = TTI inpu				Schmitt Triac	1		

TABLE 1-3: PIC24FJ128GC010 FAMILY PINOUT DESCRIPTION

Legend: TTL = TTL input buffer ANA = Analog level input/output

	Pin Num	ber/Grid L	ocator			
Pin Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
AN41	44	70	D11	I	ANA	12-Bit Pipeline A/D Converter Inputs.
AN42	45	71	C11	I	ANA	
AN43	46	72	D9	I	ANA	
AN44	51	78	B9	I	ANA	
AN45	_	79	A9	Ι	ANA	
AN46	_	80	D8	I	ANA	
AN47	52	81	C8	I	ANA	
AN48	53	82	B8	I	ANA	
AN49	8	14	F3	I	ANA	
AVdd	19	30	J4	Р	_	Positive Supply for Analog modules.
AVREF+	16	25, 29	K2, K3	I	ANA	Pipeline A/D Reference Voltage (high) Input.
AVREF-	15	24, 28	K1, L2	I	ANA	Pipeline A/D Reference Voltage (low) Input.
AVss	20	31	L3	Р	_	Ground Reference for Analog modules.
BGBUF1	16	25	K2	0	_	Buffered Band Gap Reference 1 Voltage Output.
BGBUF2	4	10	E3	0	_	Buffered Band Gap Reference 2 Voltage Output.
C1INA	11	20	H1	I	ANA	Comparator 1 Input A.
C1INB	12	21	H2	I	ANA	Comparator 1 Input B.
C1INC	5	11	F4	I	ANA	Comparator 1 Input C.
C1IND	4	10	E3	I	ANA	Comparator 1 Input D.
C2INA	13	22	J1	I	ANA	Comparator 2 Input A.
C2INB	14	23	J2	I	ANA	Comparator 2 Input B.
C2INC	8	14	F3	I	ANA	Comparator 2 Input C.
C2IND	6	12	F2	I	ANA	Comparator 2 Input D.
C3INA	55	84	C7	I	ANA	Comparator 3 Input A.
C3INB	54	83	D7	I	ANA	Comparator 3 Input B.
C3INC	45	71	C11	I	ANA	Comparator 3 Input C.
C3IND	44	70	D11	I	ANA	Comparator 3 Input D.
CH0+	22	33	L4	Ι	ANA	Sigma-Delta A/D Converter Channel 0 Non-Inverting Analog Input.
CH0-	23	34	H5	Ι	ANA	Sigma-Delta A/D Converter Channel 0 Inverting Analog Input.
CH1+	24	35	K5	Ι	ANA	Sigma-Delta A/D Converter Channel 1 Non-Inverting Analog Input.
CH1-	25	36	L5	Ι	ANA	Sigma-Delta A/D Converter Channel 1 Inverting Analog Input.
CLKI	39	63	F9	I	ANA	Main Clock Input Connection.
CLKO	40	64	F11	0		System Clock Output.

Legend: TTL = TTL input buffer ANA = Analog level input/output

Pin	Pin Num	ber/Grid L	ocator		Input	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description
CN2	16	25	K2	I	ST	Interrupt-on-Change Inputs.
CN3	15	24	K1	Ι	ST	1
CN4	14	23	J2	I	ST	
CN5	13	22	J1	Ι	ST	1
CN6	12	21	H2	Ι	ST	1
CN7	11	20	H1	Ι	ST	1
CN8	4	10	E3	I	ST	
CN9	5	11	F4	I	ST	
CN10	6	12	F2	I	ST	
CN11	8	14	F3	I	ST	
CN12	30	44	L8	I	ST	
CN13	52	81	C8	Ι	ST]
CN14	53	82	B8	Ι	ST	
CN15	54	83	D7	Ι	ST	
CN16	55	84	C7	Ι	ST	
CN17	31	49	L10	Ι	ST	
CN18	32	50	L11	Ι	ST	
CN19	_	80	D8	I	ST	
CN20	—	47	L9	I	ST	
CN21	—	48	K9	I	ST	
CN22	40	64	F11	I	ST	
CN23	39	63	F9	I	ST	
CN24	17	26	L1	I	ST	
CN25	18	27	J3	I	ST	
CN30	27	41	J7	I	ST	
CN31	28	42	L7	I	ST	
CN32	29	43	K7	I	ST	
CN33	—	17	G3	I	ST	
CN34	—	38	J6	I	ST	
CN35	—	58	H11	I	ST	
CN36	—	59	G10		ST	
CN37	—	60	G11	I	ST	4
CN38	—	61	G9	I	ST	4
CN39	—	91	C5		ST	4
CN40	—	92	B5	<u> </u>	ST	4
CN41	—	28	L2	<u> </u>	ST	4
CN42	—	29	K3	I	ST	4
CN43	—	66	E11	<u> </u>	ST	4
CN44	—	67	E8	<u> </u>	ST	4
CN45	—	6	D1	<u> </u>	ST	4
CN46	—	7	E4	<u> </u>	ST	4
CN47	—	8	L11	<u> </u>	ST	4
CN48	—	9	E1		ST	4
CN49 Legend: T	46 TL = TTL inpu	72	D9		ST	er input buffer

hd: TTL = TTL input buffer ANA = Analog level input/output

Pin	Pin Number/Grid Locator		ocator		Input	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description
CN50	49	76	A11	I	ST	Interrupt-on-Change Inputs.
CN51	50	77	A10	I	ST	1
CN52	51	78	B9	I	ST	7
CN53	42	68	E9	I	ST	
CN54	43	69	E10	I	ST	
CN55	44	70	D11	I	ST	
CN56	45	71	C11	I	ST	
CN57	_	79	A9	I	ST	
CN58	60	93	A4	I	ST	
CN59	61	94	B4	I	ST	
CN60	62	98	B3	I	ST	
CN61	63	99	A2	I	ST]
CN62	64	100	A1	I	ST]
CN63	1	3	D3	I	ST	
CN64	2	4	C1	I	ST]
CN65	3	5	D2	I	ST	
CN66	_	18	G1	I	ST	7
CN67	_	19	G2	I	ST	7
CN68	58	87	B6	I	ST	
CN69	59	88	A6	I	ST	
CN70	_	52	K11	I	ST	7
CN71	33	51	K10	I	ST	
CN72	37	57	H10		ST	7
CN73	36	56	J11	I	ST	7
CN74	—	53	J10	I	ST	
CN75	—	40	K6	I	ST	
CN76	—	39	L6	I	ST	
CN77	_	90	A5	I	ST]
CN78	—	89	E6	I	ST	
CN79	_	96	C3	I	ST]
CN80	_	97	A3	I	ST]
CN81	—	95	C4	I	ST	
CN82	_	1	B2	I	ST]
CN83	34	54	H8	I	ST	
COM0	63	99	A2	0	—	LCD Driver Common Outputs.
COM1	62	98	B3	0	—]
COM2	61	94	B4	0	_	
COM3	60	93	A4	0	—	
COM4	59	88	A6	0	—	
COM5	27	41	J7	0	_	
COM6	18	27	J3	0	—	1
COM7	58	87	B6	0	—	1

TTL = TTL input buffer ANA = Analog level input/output

D:	Pin Num	ber/Grid L	ocator		Incret	
Pin Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
CS1	45	71	C11	I/O	ST/TTL	Parallel Master Port Chip Select 1 Strobe (shared with PMA14).
CS2	44	70	D11	0	_	Parallel Master Port Chip Select 2 Strobe (shared with PMA15).
CTCMP	14	23	J2	I	ANA	CTMU Comparator 2 Input (Pulse mode).
CTED0	_	17	G3	I	ANA	CTMU External Edge Inputs.
CTED1	28	42	L7	Ι	ANA	
CTED2	27	41	J7	I	ANA	
CTED3	_	1	B2	I	ANA	-
CTED4	1	3	D3	I	ANA	-
CTED5	29	43	K7	Ι	ANA	
CTED6	30	44	L8	I	ANA	1
CTED7	—	40	K6	I	ANA	1
CTED8	64	100	A1	Ι	ANA	
CTED9	63	99	A2	Ι	ANA	
CTED10	_	97	A3	I	ANA	
CTED11	_	95	C4	I	ANA	
CTED12	15	24	K1	I	ANA	
CTED13	14	23	J2	I	ANA	
CTPLS	29	43	K7	0	_	CTMU Pulse Output.
CVREF	32	50	L11	0	_	Comparator Voltage Reference Output.
CVREF+	16	25, 29	K2, K3	I	ANA	Comparator Reference Voltage (high) Input.
CVREF-	15	24, 28	K1, L2	I	ANA	Comparator Reference Voltage (low) Input.
D+	37	57	H10	I/O	_	USB Differential Plus Line (internal transceiver).
D-	36	56	J11	I/O	_	USB Differential Minus Line (internal transceiver).
DAC1	8	14	F3	0	_	DAC Converter 1 Analog Output.
DAC2	28	42	L7	0	_	DAC Converter 2 Analog Output.
DMH	46	72	D9	0	_	D- External Pull-up Control Output.
DMLN	42	68	E9	0	_	D- External Pull-Down Control Output.
DPH	50	77	A10	0	_	D+ External Pull-up Control Output.
DPLN	43	69	E10	0	_	D+ External Pull-Down Control Output.
DVREF+	16	25	K2	1	ANA	DAC Positive Reference Input.
INT0	46	72	D9	1	ST	External Interrupt Input 0.
LCDBIAS0	3	5	D2	1	ANA	Bias Inputs for LCD Driver Charge Pump.
LCDBIAS1	2	4	C1	I	ANA	- · · · · · · · ·
LCDBIAS2	1	3	D3	I	ANA	1
LCDBIAS3	17	26	L1	I	ANA	1
HLVDIN	64	100	A1	1	ANA	High/Low-Voltage Detect Input.
MCLR	7	13	F1	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
OCTRIG1	42	68	E9	I	ST	Output Compare External Trigger 1 Input.
OCTRIG2	<u> </u>	66	E11	1	ST	Output Compare External Trigger 2 Input.

TABLE 1-3:	PIC24FJ128GC010 FAMILY PINOUT DESCRIPTION (CONTINUED)
IADLE I-J.	

TTL = TTL input buffer Legend:

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

ANA = Analog level input/output

Pin	Pin Num	ber/Grid L	ocator		Innut	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
OA1NA	12	21	H2	I	ANA	Op Amp 1 Negative (inverting) Inputs.
OA1NB	53	82	B8	I	ANA	
OA1NC	—	8	E2	I	ANA	
OA1ND	6	12	F2	I	ANA	
OA1NE	5	11	F4	I	ANA	
OA1OUT	11	20	H1	0	—	Op Amp 1 (analog) Output (digital output in Comparator mode).
OA1PA	8	14	F3	I	ANA	Op Amp 1 Positive (non-inverting) Inputs.
OA1PB	4	10	E3	I	ANA	
OA1PC	54	83	D7	I	ANA	
OA1PD	17	26	L1	I	ANA	
OA1PE	52	81	C8	I	ANA	
OA2NA	46	72	D9	I	ANA	Op Amp 2 Negative (inverting) Inputs.
OA2NB	50	77	A10	I	ANA	
OA2NC	14	23	J2	I	ANA	
OA2ND	31	49	L10	I	ANA	
OA2NE	29	43	K7	I	ANA	
OA2OUT	13	22	J1	0	—	Op Amp 2 (analog) Output (digital output in Comparator mode).
OA2PA	45	71	C11	I	ANA	Op Amp 2 Positive (non-inverting) Inputs.
OA2PB	15	24	K1	I	ANA	
OA2PC	32	50	L11	I	ANA	
OA2PD	28	42	L7	I	ANA	
OA2PE	51	78	B9	I	ANA	
OSCI	39	63	F9	I	ANA	Main Oscillator Input Connection.
OSCO	40	64	F11	0	—	Main Oscillator Output Connection.
PGEC1	15	24	K1	I/O	ST	In-Circuit Debugger/Emulator/ICSP™ Programming
PGEC2	17	26	L1	I/O	ST	Clock.
PGEC3	11	20	H1	I/O	ST	
PGED1	16	25	K2	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.
PGED2	18	27	J3	I/O	ST	
PGED3	12	21	H2	I/O	ST	
PMA0	30	44	L8	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	29	43	K7	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2	8	14	F3	0	_	Parallel Master Port Address (bits<22:2>).
PMA3	6	12	F2	0	_	7
PMA4	5	11	F4	0	—	7
PMA5	4	10	E3	0	—	7
PMA6	16	29	K3	0	_	1
PMA7	14	28	L2	0	_	1

Legend: TTL = TTL input buffer ANA = Analog level input/output

D:	Pin Num	ber/Grid L	ocator		In	
Pin Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
PMA8	32	50	L11	0	_	Parallel Master Port Address (bits<22:2>).
PMA9	31	49	L10	0	_	
PMA10	28	42	L7	0	_	1
PMA11	27	41	J7	0	_	
PMA12	33	51	K10	0	_	1
PMA13	42	68	E9	0	_	1
PMA14	45	71	C11	0	_	
PMA15	44	70	D11	0	_	1
PMA16	_	95	C4	0	_	
PMA17	_	92	B5	0	_	
PMA18	_	40	K6	0	_	
PMA19	_	19	G2	0	_	1
PMA20	_	59	G10	0	_	
PMA21	_	60	G11	0	_	
PMA22	_	66	E11	0	_	
PMACK1	50	77	A10	I	ST/TTL	Parallel Master Port Acknowledge Input 1.
PMACK2	43	69	E10	I	ST/TTL	Parallel Master Port Acknowledge Input 2.
PMBE0	51	78	B9	0	_	Parallel Master Port Byte Enable 0 Strobe.
PMBE1	_	67	E8	0	_	Parallel Master Port Byte Enable 1 Strobe.
PMCS1	_	18	G1	I/O	ST/TTL	Parallel Master Port Chip Select 1 Strobe.
PMCS2	_	9	K10	0	_	Parallel Master Port Chip Select 2 Strobe.
PMD0	60	93	A4	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master mode)
PMD1	61	94	B4	I/O	ST/TTL	or Address/Data (Multiplexed Master modes).
PMD2	62	98	B3	I/O	ST/TTL	7
PMD3	63	99	A2	I/O	ST/TTL	
PMD4	64	100	A1	I/O	ST/TTL	
PMD5	1	3	D3	I/O	ST/TTL	
PMD6	2	4	C1	I/O	ST/TTL	
PMD7	3	5	D2	I/O	ST/TTL	
PMD8	—	90	A5	I/O	ST/TTL	
PMD9	—	89	E6	I/O	ST/TTL	
PMD10	_	88	A6	I/O	ST/TTL	
PMD11	—	87	B6	I/O	ST/TTL	
PMD12	—	79	A9	I/O	ST/TTL	
PMD13	—	80	D8	I/O	ST/TTL	1
PMD14	—	83	D7	I/O	ST/TTL	1
PMD15	—	84	C7	I/O	ST/TTL	1
PMRD	53	82	B8	0	_	Parallel Master Port Read Strobe.
PMWR	52	81	C8	0	_	Parallel Master Port Write Strobe.

Legend: TTL = TTL input buffer ANA = Analog level input/output

PIC24FJ128GC010 FAMILY

D:	Pin Num	ber/Grid L	ocator		Invest	
Pin Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
RA0	_	17	G3	I/O	ST	PORTA Digital I/O.
RA1	_	38	J6	I/O	ST	1
RA2	_	58	H11	I/O	ST	7
RA3	_	59	G10	I/O	ST	7
RA4	_	60	G11	I/O	ST	7
RA5	_	61	G9	I/O	ST	
RA6	_	91	C5	I/O	ST	7
RA7	_	92	B5	I/O	ST	7
RA9	_	28	L2	I/O	ST	7
RA10	_	29	K3	I/O	ST	7
RA14	_	66	E11	I/O	ST	7
RA15	_	67	E8	I/O	ST	7
RB0	16	25	K2	I/O	ST	PORTB Digital I/O.
RB1	15	24	K1	I/O	ST	1
RB2	14	23	J2	I/O	ST	1
RB3	13	22	J1	I/O	ST	7
RB4	12	21	H2	I/O	ST	7
RB5	11	20	H1	I/O	ST	7
RB6	17	26	L1	I/O	ST	
RB7	18	27	J3	I/O	ST	7
RB12	27	41	J7	I/O	ST	7
RB13	28	42	L7	I/O	ST	
RB14	29	43	K7	I/O	ST	7
RB15	30	44	L8	I/O	ST	7
RC1	_	6	D1	I/O	ST	PORTC Digital I/O.
RC2	_	7	E4	I/O	ST	
RC3	—	8	E2	I/O	ST	1
RC4	_	9	E1	I/O	ST	1
RC12	39	63	F9	I/O	ST	1
RC13	47	73	C10	I	ST	1
RC14	48	74	B11	Ι	ST	1
RC15	40	64	F11	I/O	ST	1
	TL = TTL inpu			ST = S	chmitt Trigg	jer input buffer

TABLE 1-3: PIC24FJ128GC010 FAMILY PINOUT DESCRIPTION (CONTINUED)

TTL = TTL input buffer ANA = Analog level input/output

	Pin Num	ber/Grid L	ocator.			
Pin Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
RD0	46	72	D9	I/O	ST	PORTD Digital I/O.
RD1	49	76	A11	I/O	ST	7
RD2	50	77	A10	I/O	ST	
RD3	51	78	B9	I/O	ST	
RD4	52	81	C8	I/O	ST	7
RD5	53	82	B8	I/O	ST	
RD6	54	83	D7	I/O	ST	7
RD7	55	84	C7	I/O	ST	1
RD8	42	68	E9	I/O	ST	7
RD9	43	69	E10	I/O	ST	1
RD10	44	70	D11	I/O	ST	1
RD11	45	71	C11	I/O	ST	1
RD12	_	79	A9	I/O	ST	
RD13	_	80	D8	I/O	ST	
RD14	_	47	L9	I/O	ST	
RD15	_	48	K9	I/O	ST	
RE0	60	93	A4	I/O	ST	PORTE Digital I/O.
RE1	61	94	B4	I/O	ST	
RE2	62	98	B3	I/O	ST	
RE3	63	99	A2	I/O	ST	
RE4	64	100	A1	I/O	ST	1
RE5	1	3	D3	I/O	ST	1
RE6	2	4	C1	I/O	ST	1
RE7	3	5	D2	I/O	ST	1
RE8	_	18	G1	I/O	ST	1
RE9	_	19	G2	I/O	ST	1
REFO	30	44	L8	0	_	Reference Clock Output.
RF0	58	87	B6	I/O	ST	PORTF Digital I/O.
RF1	59	88	A6	I/O	ST	
RF2	_	52	K11	I/O	ST	1
RF3	33	51	K10	I/O	ST	1
RF4	31	49	L10	I/O	ST	1
RF5	32	50	L11	I/O	ST	1
RF7	34	54	H8	I/O	ST	1
RF8	_	53	J10	I/O	ST	1
RF12	_	40	K6	I/O	ST	1
RF13	_	39	L6	I/O	ST	1
	TL = TTL inpu		1			ger input buffer

Legend: TTL = TTL input buffer ANA = Analog level input/output

Pin	r in Num	ber/Grid L	ocator		Input	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description
RG0	_	90	A5	I/O	ST	PORTG Digital I/O.
RG1	—	89	E6	I/O	ST	
RG2	37	57	H10	I/O	ST	
RG3	36	56	J11	I/O	ST	
RG6	4	10	E3	I/O	ST	
RG7	5	11	F4	I/O	ST	
RG8	6	12	F2	I/O	ST	
RG9	8	14	F3	I/O	ST	
RG12	_	96	C3	I/O	ST	
RG13	—	97	A3	I/O	ST	
RG14		95	C4	I/O	ST]
RG15	—	1	B2	I/O	ST]
RP0	16	25	K2	I/O	ST	Remappable Peripheral (input or output).
RP1	15	24	K1	I/O	ST]
RP2	42	68	E9	I/O	ST	
RP4	43	69	E10	I/O	ST	
RP5	_	48	K9	I/O	ST	
RP6	17	26	L1	I/O	ST	
RP7	18	27	J3	I/O	ST	
RP10	31	49	L10	I/O	ST	
RP11	46	72	D9	I/O	ST	
RP12	45	71	C11	I/O	ST	
RP13	14	23	J2	I/O	ST	
RP14	29	43	K7	I/O	ST	
RP15	_	53	J10	I/O	ST	
RP16	33	51	K10	I/O	ST	
RP17	32	50	L11	I/O	ST	
RP18	11	20	H1	I/O	ST	
RP19	6	12	F2	I/O	ST	
RP20	53	82	B8	I/O	ST	
RP21	4	10	E3	I/O	ST	
RP22	51	78	B9	I/O	ST]
RP23	50	77	A10	I/O	ST]
RP24	49	76	A11	I/O	ST	
RP25	52	81	C8	I/O	ST]
RP26	5	11	F4	I/O	ST]
RP27	8	14	F3	I/O	ST]
RP28	12	21	H2	I/O	ST]
RP29	30	44	L8	I/O	ST]
RP30		52	K11	I/O	ST]
RP31	_	39	L6	I/O	ST	1

d: TTL = TTL input buffer ANA = Analog level input/output

Function top Profer top Profer BGA PUO Buffer Description RPI32 40 K6 1 ST RPI33 18 G1 1 ST RPI34 19 G2 1 ST RPI35 66 E11 1 ST RPI36 66 D1 ST RPI37 48 74 B11 1 ST RPI38 6 D1 ST Rescription RPI40 8 E2 1 ST RPI41 9 E1 ST St RPI42 79 A9 ST St RPI43 47 L9 I ST SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL4 48 74 B11	Dia	Pin Num	ber/Grid L	ocator		Input Buffer	Description
RPI33 18 G1 I ST RPI34 19 G2 I ST RPI35 67 E8 I ST RPI36 66 E11 I ST RPI37 48 74 B11 I ST RPI38 6 D1 I ST RPI39 7 E4 I ST RPI40 - 8 E2 I ST RPI41 9 E1 I ST RPI42 79 A9 I ST RPI43 47 L9 I ST RPI44 78 E2 I ST RPI43 47 L9 I ST RPI44 79 A9 I ST SCL1 44 66 E11 I/O I2C1 Synchronous Serial Clock Input/Output. SCL2 32 50	Pin Function	-			I/O		
RPI34 19 G2 I ST RPI35 67 E8 I ST RPI36 66 E11 I ST RPI37 48 74 B11 I ST RPI38 6 D1 I ST RPI39 7 E4 I ST RPI40 8 E2 I ST RPI41 9 E1 I ST RPI42 79 A9 I ST RPI43 47 L9 I ST RCC 42 68 E9 O - Real-Time Clock Alarm/Seconds Pulse Output. SCL1 44 66 E11 I/O I²C I2C3 Synchronous Serial Clock Input/Output. SCL2 32 50,58 H11,L11 I/O I²C1 Data Input/Output. SDA1 43 <t< td=""><td>RPI32</td><td>—</td><td>40</td><td>K6</td><td>I</td><td>ST</td><td>Remappable Peripheral (input only).</td></t<>	RPI32	—	40	K6	I	ST	Remappable Peripheral (input only).
RPI35 67 E8 1 ST RPI36 66 E11 1 ST RPI37 48 74 B11 1 ST RPI38 6 D1 1 ST RPI39 7 E4 1 ST RPI40 8 E2 1 ST RPI41 9 E1 1 ST RPI42 79 A9 1 ST RPI43 47 L9 1 ST RCC 42 68 E9 O SCL1 44 66 E11 I/O I ² C I2C Synchronous Serial Clock Input/Output. SCL4 48 74 B11 1 ST Secondary Oscillator Digital Clock Input/Output. SDA1 43 67 E8 I/O I ² C I2C Data Input/Output. SEG0 <	RPI33	_	18	G1	I	ST	1
RPI36 66 E11 I ST RPI37 48 74 B11 I ST RPI38 6 D1 I ST RPI39 7 E4 I ST RPI40 8 E2 I ST RPI41 9 E1 I ST RPI42 79 A9 I ST RTCC 42 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL1 44 66 E11 I/O I ² C I2C2 Synchronous Serial Clock Input/Output. SCL2 32 50,58 H11, L11 I/O I ² C I2C1 Data Input/Output. SDA1 43 67 E8 I/O SEG2 11 20 H O SEG4 13 22 J O SEG5	RPI34	_	19	G2	I	ST	
RPI37 48 74 B11 1 ST RPI38 6 D1 I ST RPI39 7 E4 I ST RPI40 8 E2 I ST RPI41 9 E1 I ST RPI42 79 A9 I ST RPI43 47 L9 I ST RTCC 42 68 E9 O - Real-Time Clock Alarm/Seconds Pulse Output. SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL2 32 50.58 H11. L11 I/O I ² C I2C2 Data Input/Output. SDA1 43 67 E8 I/O I ² C I2C2 Data Input/Output. SEG4 13 22 J1 O Secondary Oscillator Duptats. SEG5 14 23 J2	RPI35	_	67	E8		ST	
RPI38 6 D1 I ST RPI39 7 E4 I ST RPI40 8 E2 I ST RPI41 9 E1 I ST RPI42 79 A9 I ST RPI43 47 L9 I ST RTCC 42 68 E9 O SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL4 48 74 B11 I ST Secondary Oscillator Digital Clock Input/Output. SDA1 43 67 E8 I/O I ² C I2C1 Data Input/Output. SDA2 31 49.59 G10.L10 I/O Secondary Oscillator Digital Clock Input. SEG2 11 20 H1 O Secondary Oscillator Digital Clock Input. SEG64 13	RPI36		66	E11		ST	
RPI39 7 E4 I ST RPI40 8 E2 I ST RPI41 9 E1 I ST RPI42 79 A9 I ST RPI43 47 L9 I ST RTCC 42 68 E9 O Real-Time Clock Alarm/Seconds Pulse Output. SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL4 48 74 B11 I ST Secondary Oscillator Digital Clock Input/Output. SLKI 48 74 B11 I ST Secondary Oscillator Digital Clock Input/Output. SDA1 43 67 E8 I/O I ² C I2C2 Data Input/Output. SEG2 31 49, 59 G10, L10 I/O LCD Driver Segment Outputs. SEG3 12 21 H2 O	RPI37	48	74	B11		ST	
RPI40 8 E2 I ST RPI41 9 E1 I ST RPI42 79 A9 I ST RPI43 47 L9 I ST RTCC 42 68 E9 O - Real-Time Clock Alarm/Seconds Pulse Output. SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL2 32 50,58 H11,L11 I/O I ² C I2C2 Synchronous Serial Clock Input/Output. SDA1 43 67 E8 I/O I ² C I2C1 Data Input/Output. SDA2 31 49,59 G10,L10 I/O - IZC2 Data Input/Output. SEG4 13 22 J1 O IZC2 Data Input/Output. SEG5 14 23 J2 O IZC2 Data Input/Output. SEG6 15 24 K1 O -	RPI38	_	6	D1		ST	
RPI41 9 E1 I ST RPI42 79 A9 I ST RPI43 47 L9 I ST RTCC 42 68 E9 O Real-Time Clock Alarm/Seconds Pulse Output. SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL2 32 50,58 H11, L1 I ST Secondary Oscillator Digital Clock Input/Output. SCLKI 48 74 B11 I ST Secondary Oscillator Digital Clock Input/Output. SDA1 43 67 E8 I/O I ² C I2C2 Data Input/Output. SDA2 31 49,59 G10,L10 I/O ICD Driver Segment Outputs. SEG4 8 14 F3 O ICD Driver Segment Outputs. SEG5 14 23 J2 O ICD Inver Segment Outputs. SEG6	RPI39	_	7	E4		ST	
RPI42 - 79 A9 I ST RPI43 - 47 L9 I ST RTCC 42 68 E9 O - Real-Time Clock Alarm/Seconds Pulse Output. SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL2 32 50, 58 H11, L11 I/O I ² C I2C2 Synchronous Serial Clock Input/Output. SCLKI 48 74 B11 I ST Secondary Oscillator Digital Clock Input. SDA1 43 67 E8 I/O I ² C I2C1 Data Input/Output. SDA2 31 49, 59 G10, L10 I/O I ² C I2C2 Data Input/Output. SEG0 4 10 E3 O - E ICD Driver Segment Outputs. SEG1 8 14 F3 O - E ICD Driver Segment Outputs. SEG4 13 22 J1 O - E	RPI40	_	8	E2	I	ST	
RPI43 - 47 L9 I ST RTCC 42 68 E9 0 - Real-Time Clock Alarm/Seconds Pulse Output. SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL2 32 50, 58 H11, L11 I/O I ² C I2C2 Synchronous Serial Clock Input/Output. SCLKI 48 74 B11 I ST Secondary Oscillator Digital Clock Input/Output. SDA1 43 67 E8 I/O I ² C I2C2 Data Input/Output. SDA2 31 49, 59 G10, L10 I/O I ² C I2C2 Data Input/Output. SEG0 4 10 E3 O - LSC Data Input/Output. SEG4 13 22 J1 O - LSC Data Input/Outputs. SEG5 14 23 J2 O - Secondary Oscillator Digital Clock Input. SEG6 15 24 K1 <	RPI41	_	9	E1		ST	
RTCC 42 68 E9 0 Real-Time Clock Alarm/Seconds Pulse Output. SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL2 32 50, 58 H11, L11 I/O I ² C I2C2 Synchronous Serial Clock Input/Output. SCL4 48 74 B11 I ST Secondary Oscillator Digital Clock Input/ SDA1 43 67 E8 I/O I ² C I2C2 Data Input/Output. SDA2 31 49, 59 G10, L10 I/O I ² C I2C2 Data Input/Output. SEG0 4 10 E3 O ICD Driver Segment Output. SEG1 8 14 F3 O ICD Driver Segment Outputs. SEG4 13 22 J1 O ICD Driver Segment Outputs. SEG5 14 23 J2 O ICD Inver Segment Outputs. SEG6 15 24 K1 <td< td=""><td>RPI42</td><td>_</td><td>79</td><td>A9</td><td></td><td>ST</td><td></td></td<>	RPI42	_	79	A9		ST	
SCL1 44 66 E11 I/O I ² C I2C1 Synchronous Serial Clock Input/Output. SCL2 32 50, 58 H11, L11 I/O I ² C I2C2 Synchronous Serial Clock Input/Output. SCLKI 48 74 B11 I ST Secondary Oscillator Digital Clock Input. SDA1 43 67 E8 I/O I ² C I2C2 Data Input/Output. SDA2 31 49, 59 G10, L10 I/O I ² C I2C2 Data Input/Output. SEG0 4 10 E3 O LCD Driver Segment Outputs. SEG1 8 14 F3 O Secondary Oscillator Digital Clock Input/Output. SEG2 11 20 H1 O Secondary Oscillator Dutputs. SEG4 13 22 J1 O Secondary Oscillator Dutputs. SEG6 15 24 K1 O Secondary Oscillator Segment Outputs. SEG10 31 49	RPI43	—	47	L9	I	ST]
SCL2 32 50, 58 H11, L11 I/O I ² C I2C2 Synchronous Serial Clock Input/Output. SCLKI 48 74 B11 I ST Secondary Oscillator Digital Clock Input. SDA1 43 67 E8 I/O I ² C I2C1 Data Input/Output. SDA2 31 49, 59 G10, L10 I/O I ² C I2C2 Data Input/Output. SEG0 4 10 E3 O LCD Driver Segment Output. SEG1 8 14 F3 O SEG3 I2 Z1 H2 O SEG3 12 Z1 H2 O SEG6 I5 Z4 K1 O SEG6 15 Z4 K1 O SEG6 SEG7 I6 Z5 K2 O SEG6 15 Z4 K1 O SEG6 SEG15 SEG1 I0 O	RTCC	42	68	E9	0		Real-Time Clock Alarm/Seconds Pulse Output.
SCLKI 48 74 B11 I ST Secondary Oscillator Digital Clock Input. SDA1 43 67 E8 I/O I ² C I2C1 Data Input/Output. SDA2 31 49,59 G10,L10 I/O I ² C I2C2 Data Input/Output. SEG0 4 10 E3 0 LCD Driver Segment Outputs. SEG1 8 14 F3 0 SEG3 SEG2 11 20 H1 0 SEG4 SEG3 12 21 H2 0 SEG5 SEG4 13 22 J1 0 SEG5 SEG5 14 23 J2 0 SEG6 SEG6 15 24 K1 0 SEG6 SEG15 K7 0 SEG10 31 49 L10 0 SEG13 42 68 E9 <td< td=""><td>SCL1</td><td>44</td><td>66</td><td>E11</td><td>I/O</td><td>l²C</td><td>I2C1 Synchronous Serial Clock Input/Output.</td></td<>	SCL1	44	66	E11	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.
SDA1 43 67 E8 I/O I ² C I2C1 Data Input/Output. SDA2 31 49,59 G10,L10 I/O I ² C I2C2 Data Input/Output. SEG0 4 10 E3 O LCD Driver Segment Outputs. SEG1 8 14 F3 O SEG2 11 20 H1 O SEG3 12 21 H2 O SEG4 13 22 J1 O SEG5 14 23 J2 O SEG6 15 24 K1 O SEG7 16 25 K2 O SEG8 29 43 K7 O SEG9 30 44 L8 O SEG11 32 50 L11 O SEG13 42 68	SCL2	32	50, 58	H11, L11	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.
SDA2 31 49, 59 G10, L10 I/O I ² C I2C2 Data Input/Output. SEG0 4 10 E3 0 LCD Driver Segment Outputs. SEG1 8 14 F3 0 SEG2 SEG2 11 20 H1 0 SEG3 12 21 H2 0 SEG4 13 22 J1 0 SEG5 14 23 J2 0 SEG6 15 24 K1 0 SEG7 16 25 K2 0 SEG8 29 43 K7 0 SEG10 31 49 L10 0 SEG11 32 50 L11 0 SEG13 42 68 E9 0 SEG14 43 69 E10	SCLKI	48	74	B11		ST	Secondary Oscillator Digital Clock Input.
SEG0 4 10 E3 0 SEG1 8 14 F3 0 SEG2 11 20 H1 0 SEG3 12 21 H2 0 SEG4 13 22 J1 0 SEG5 14 23 J2 0 SEG6 15 24 K1 0 SEG7 16 25 K2 0 SEG9 30 44 L8 0 SEG11 32 50 L11 0 SEG12 33 51 K10 0 SEG13 42 68 E9 0 SEG14 43 69 E10 0 SEG15 44 70 D11 0 SEG16 45 71 C11 0 SEG17 46 72 D9 0 SEG18 27 41 J7 0	SDA1	43	67	E8	I/O	l ² C	I2C1 Data Input/Output.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SDA2	31	49, 59	G10, L10	I/O	l ² C	I2C2 Data Input/Output.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SEG0	4	10	E3	0	_	LCD Driver Segment Outputs.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SEG1	8	14	F3	0		
SEG41322J1O $$ SEG51423J2O $$ SEG61524K1O $$ SEG71625K2O $$ SEG82943K7O $$ SEG93044L8O $$ SEG103149L10O $$ SEG113250L11O $$ SEG123351K10O $$ SEG134268E9O $$ SEG144369E10O $$ SEG164571C11O $$ SEG174672D9O $$	SEG2	11	20	H1	0		
SEG51423J2O $$ SEG61524K1O $$ SEG71625K2O $$ SEG82943K7O $$ SEG93044L8O $$ SEG103149L10O $$ SEG113250L11O $$ SEG123351K10O $$ SEG134268E9O $$ SEG144369E10O $$ SEG154470D11O $$ SEG164571C11O $$ SEG182741J7O $$	SEG3	12	21	H2	0	_	
SEG61524K1O $$ SEG71625K2O $$ SEG82943K7O $$ SEG93044L8O $$ SEG103149L10O $$ SEG113250L11O $$ SEG123351K10O $$ SEG134268E9O $$ SEG144369E10O $$ SEG154470D11O $$ SEG164571C11O $$ SEG174672D9O $$	SEG4	13	22	J1	0		
SEG7 16 25 K2 0 SEG8 29 43 K7 0 SEG9 30 44 L8 0 SEG10 31 49 L10 0 SEG11 32 50 L11 0 SEG12 33 51 K10 0 SEG13 42 68 E9 0 SEG14 43 69 E10 0 SEG15 44 70 D11 0 SEG16 45 71 C11 0 SEG18 27 41 J7 0	SEG5	14	23	J2	0		
SEG8 29 43 K7 O — SEG9 30 44 L8 O — SEG10 31 49 L10 O — SEG10 31 49 L10 O — SEG11 32 50 L11 O — SEG12 33 51 K10 O — SEG13 42 68 E9 O — SEG14 43 69 E10 O — SEG15 44 70 D11 O — SEG16 45 71 C11 O — SEG18 27 41 J7 O —	SEG6	15	24	K1	0	_	
SEG9 30 44 L8 O SEG10 31 49 L10 O SEG11 32 50 L11 O SEG12 33 51 K10 O SEG13 42 68 E9 O SEG14 43 69 E10 O SEG15 44 70 D11 O SEG16 45 71 C11 O SEG18 27 41 J7 O	SEG7	16	25	K2	0		
SEG10 31 49 L10 O — SEG11 32 50 L11 O — SEG12 33 51 K10 O — SEG13 42 68 E9 O — SEG14 43 69 E10 O — SEG15 44 70 D11 O — SEG16 45 71 C11 O — SEG17 46 72 D9 O — SEG18 27 41 J7 O —	SEG8	29	43	K7	0]
SEG11 32 50 L11 O — SEG12 33 51 K10 O — SEG13 42 68 E9 O — SEG14 43 69 E10 O — SEG15 44 70 D11 O — SEG16 45 71 C11 O — SEG17 46 72 D9 O — SEG18 27 41 J7 O —	SEG9	30	44	L8	0]
SEG12 33 51 K10 O — SEG13 42 68 E9 O — SEG14 43 69 E10 O — SEG15 44 70 D11 O — SEG16 45 71 C11 O — SEG17 46 72 D9 O — SEG18 27 41 J7 O —	SEG10	31	49	L10	0]
SEG13 42 68 E9 O — SEG14 43 69 E10 O — SEG14 43 69 E10 O — SEG15 44 70 D11 O — SEG16 45 71 C11 O — SEG17 46 72 D9 O — SEG18 27 41 J7 O —	SEG11	32	50	L11	0]
SEG14 43 69 E10 O — SEG15 44 70 D11 O — SEG16 45 71 C11 O — SEG17 46 72 D9 O — SEG18 27 41 J7 O —	SEG12	33	51	K10	0]
SEG15 44 70 D11 O — SEG16 45 71 C11 O — SEG17 46 72 D9 O — SEG18 27 41 J7 O —	SEG13	42	68	E9	0	_]
SEG16 45 71 C11 O — SEG17 46 72 D9 O — SEG18 27 41 J7 O —	SEG14	43	69	E10	0]
SEG17 46 72 D9 O — SEG18 27 41 J7 O —	SEG15	44	70	D11	0]
SEG18 27 41 J7 O —	SEG16	45	71	C11	0	_]
	SEG17	46	72	D9	0	—]
SEG19 28 42 17 0 -	SEG18	27	41	J7	0	—]
	SEG19	28	42	L7	0	—]
SEG20 49 76 A11 O —	SEG20	49	76	A11	0	—	1

Legend: TTL = TTL input buffer ANA = Analog level input/output

Pin Function	Pin Num	Pin Number/Grid Locator					
	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description	
SEG21	50	77	A10	0	—	LCD Driver Segment Outputs.	
SEG22	51	78	B9	0	—		
SEG23	52	81	C8	0	_		
SEG24	53	82	B8	0	_		
SEG25	54	83	D7	0	_		
SEG26	55	84	C7	0	_		
SEG27	58	87	B6	0	_		
SEG28	—	61	G9	0	_		
SEG29	—	60	G11	0	_		
SEG30	18	27	J3	0	_		
SEG31	—	38	J6	0	_		
SEG32	—	6	D1	0	_		
SEG33	—	8	E2	0	_		
SEG34	—	18	G1	0	_		
SEG35	—	19	G2	0	_		
SEG36	—	28	L2	0	_		
SEG37	—	29	K3	0	_		
SEG38	—	47	L9	0	_		
SEG39	—	48	K9	0	_		
SEG40	—	52	K11	0	_		
SEG41	—	53	J10	0	_		
SEG42	—	66	E11	0	_		
SEG43	—	67	E8	0	_		
SEG44	—	79	A9	0	_		
SEG45	—	80	D8	0	_		
SEG46	—	89	E6	0	_		
SEG47	59	88	A6	0	_		
SEG48	—	17	G3	0	—		
SEG49	—	90	A5	0	—		
SEG50	—	1	B2	0	—		
SEG51	—	7	E4	0	—		
SEG52	—	9	E1	0	—		
SEG53	—	39	L6	0	_	-	
SEG54	—	40	K6	0	—		
SEG55	—	58	H11	0	—		
SEG56	—	59	G10	0	—		
SEG57	—	91	C5	0	—		
SEG58	—	92	B5	0	—		
SEG59	—	95	C4	0	—		
SEG60	—	96	C3	0			
SEG61	—	97	A3	0	—		
SEG62	64	100	A1	0	—		
	TL = TTL inpu NA = Analog I			ST = Sc	chmitt Trigg	er input buffer	

ANA = Analog level input/output

Pin Function	Pin Number/Grid Locator						
	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description	
SOSCI	47	73	C10	I	ANA	Secondary Oscillator Input.	
SOSCO	48	74	B11	0	ANA	Secondary Oscillator Output.	
SVDD	26	37	J5	Р	_	Positive Supply for Sigma-Delta A/D Converter.	
SVREF+	24	35	K5	I	ANA	Sigma-Delta A/D Converter Voltage Reference (high).	
SVREF-	25	36	L5	I	ANA	Sigma-Delta A/D Converter Voltage Reference (low).	
SVss	21	32	K4	Р	_	Ground Reference for Sigma-Delta A/D Converter.	
T1CK	27	41	J7	I	ST	External Timer1 Clock Input.	
T2CK	30	44	L8	Ι	ST	External Timer2 Clock Input.	
T3CK	31	49	L10	Ι	ST	External Timer3 Clock Input.	
T4CK	14	23	J2	I	ST	External Timer4 Clock Input.	
T5CK	4	10	E3	I	ST	External Timer5 Clock Input.	
TCK	27	38	J6	Ι	ST	JTAG Test Clock/Programming Clock Input.	
TDI	28	60	G11	I	ST	JTAG Test Data/Programming Data Input.	
TDO	29	61	G9	0	_	JTAG Test Data Output.	
TMS	45	17	G3	Ι	ST	JTAG Test Mode Select Input.	
USBID	33	51	K10	I	ST	USB OTG ID (OTG mode only).	
USBOE	12	21	H2	0	—	USB Output Enable Control (for external transceiver).	
VBAT	57	86	A7	Р	_	Backup Battery (B+) Input.	
VBUS	34	54	H8	Р	_	USB VBUS Connection (5V nominal).	
VCAP	56	85	B7	Р	_	External Filter Capacitor Connection.	
VCMPST1	58	87	B6	I	ST	USB VBUS External Comparator Input 1.	
VCMPST2	59	88	A6	Ι	ST	USB VBUS External Comparator Input 2.	
VCMPST3	46	72	D9	Ι	ST	USB VBUS External Comparator Input 3.	
Vdd	10, 38	2, 16, 46,62	C2,G5, K8, F8	Ρ	-	Positive Supply for Peripheral Digital Logic and I/O Pins	
VLCAP1	5	11	F4	Р	ANA	LCD Drive Charge Pump Capacitor Pins.	
VLCAP2	6	12	F2	Р	ANA		
VMIO	14	23	J2	I/O	ST	USB Differential Minus Input/Output (external transceiver).	
VPIO	13	22	J1	I/O	ST	USB Differential Plus Input/Output (external transceiver)	
Vss	9, 41	15, 45, 65, 75	F5, G7, F10, B10	Р	_	Ground Reference for Logic and I/O Pins.	
VUSB3V3	35	55	H9	Р	_	USB Transceiver Power Input Voltage (3.3V nominal)	

Legend: TTL = TTL input buffer ANA = Analog level input/output

PIC24FJ128GC010 FAMILY

NOTES:

FIGURE 2-1:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FJ128GC010 family family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All analog power pins (AVDD, SVDD, AVSS and SVSS), regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- The USB transceiver supply, VUSB3V3, regardless of whether or not the USB module is used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- VCAP pin
 (see Section 2.4 "Voltage Regulator Pin (VCAP)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

```
(see Section 2.6 "External Oscillator Pins")
```

Additionally, the following pins may be required:

- Any voltage reference pins used when external voltage reference for analog modules is implemented (AVREF+/AVREF-, CVREF+/CVREF-, DVREF+ and SVREF+/SVREF-)
 - Note: All analog power supply and return pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

MINIMUM CONNECTIONS C2⁽²⁾ Vdd VDD /ss ₹ R1 R2 MCLR VCAF C1⁽⁴⁾ PIC24FJXXXX VUSB3V3 Vss C6⁽²⁾ C3(3) Vdd Vss SVSS AVDD SVDD AVSS C5⁽²⁾ C4⁽²⁾

RECOMMENDED

Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

C7: 10 μ F, 6.3V or greater, tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pin (VCAP)" for details on selecting the proper capacitor for VCAP.
 - 2: The example shown is for a PIC24F device with five power and ground pairs (including analog and USB). Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.
 - 3: See Section 19.1 "Hardware Configuration" for details on connecting the pins for USB operation.
 - 4: C1 is optional, see Section 2.3 "Master Clear (MCLR) Pin" and Section 2.5 "ICSP Pins" for more information.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins is required. This includes digital supply (VDD and Vss) and all analog supplies (AVDD, SVDD, AVss and SVss).

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 BULK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 Voltage Regulator Pin (VCAP)

A low-ESR (< 5 Ω) capacitor is required on the VCAP pin to stabilize the output voltage of the on-chip voltage regulator. The VCAP pin must not be connected to VDD and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specification can be used.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 37.0** "**Electrical Characteristics**" for additional information.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

Refer to **Section 34.2** "**On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.




TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 µF	±10%	16V	-55 to +125°C
TDK	C3216X5R1C106K	10 µF	±10%	16V	-55 to +85°C
Panasonic	ECJ-3YX1C106K	10 µF	±10%	16V	-55 to +125°C
Panasonic	ECJ-4YB1C106K	10 µF	±10%	16V	-55 to +85°C
Murata	GRM32DR71C106KA01L	10 µF	±10%	16V	-55 to +125°C
Murata	GRM31CR61C106KC31L	10 µF	±10%	16V	-55 to +85°C

2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.


Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10 μ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: $\pm 15\%$ over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of $\pm 22\%$. Due to the extreme temperature tolerance, a 10 μ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

Typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V or 1.8V core voltage. Suggested capacitors are shown in Table 2-1.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

The $\overline{\text{MCLR}}$ connection from the ICSP header should connect directly to the $\overline{\text{MCLR}}$ pin on the device. A capacitor to ground (C1 in Figure 2-2) is optional, but if used, may interfere with ICSP operation if the value exceeds 0.01 μ F. In most cases, this capacitor is not required.

For more information on available Microchip development tools connection requirements, refer to **Section 35.0 "Development Support**".

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).


For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-5:

PLACEMENT OF THE OSCILLATOR CIRCUIT

SUGGESTED



2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADnPCFG register(s), or clearing all bit in the ANSx registers.

All PIC24F devices will have either one or more ADnPCFG registers or several ANSx registers (one for each port); no device will have both. Refer to Section 11.2 "Configuring Analog Port Pins (ANSx)" for more specific information.

The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the A/D module, as follows:

- For devices with an ADnPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADnPCFG or ANSx registers. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Sigma-Delta A/D Connections

The Sigma-Delta A/D Converter has input and power connections that are independent from the rest of the microcontroller. These connections are required to use the converter, and are in addition to the connection and layout connections provided in Section 2.1 "Basic Connection Requirements" and Section 2.2 "Power Supply Pins".

2.8.1 VOLTAGE AND GROUND CONNECTIONS

To minimize noise interference, the Sigma-Delta A/D Converter has independent voltage pins. Converter circuits are supplied through the SVDD pin. Independent ground return is provided through the SVss pin.

As with the microcontroller's VDD/Vss and AVDD/AVss pins, bypass capacitors are required on SVDD and SVss. Requirements for these capacitors are identical to those for the VDD/Vss and AVDD/AVss pins.

It is recommended that designs using the Sigma-Delta A/D Converter incorporate a separate ground return path for analog circuits. The analog and digital grounds may be tied to a single point at the power source. Analog pins that require grounding should be tied to this analog return. SVss can be tied to the digital ground, along with Vss and AVss.

2.8.2 ANALOG INPUTS

The analog signals to be converted are connected to the pins of CH0 and/or CH1. Each channel has inverting and non-inverting inputs (CHn- and CHn+, respectively), and is fully differential.

If not used for conversion, CH1+ and CH1- can be used to supply an external voltage reference to the converter. If an external reference is not used and CH1 is not needed as a conversion input, both pins should be connected to the analog ground return.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "CPU with Extended Data Space (EDS)" (DS39732). The information in this data sheet supersedes the information in the FRM.

The PIC24F CPU has a 16-bit (data) modified, Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The lower 32 Kbytes of the Data Space can be accessed linearly. The upper 32 Kbytes of the Data Space are referred to as Extended Data Space to which the extended data RAM, EPMP memory space or program memory can be mapped.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs. The core supports Inherent (no operand), Relative, Literal and Memory Direct Addressing modes, along with three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes, depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit x 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit x 16-bit or 8-bit x 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory mapped.

PIC24FJ128GC010 FAMILY





TABLE 3-1:	CPU CORE REGISTERS
------------	---------------------------

Register(s) Name	Description	
W0 through W15	Working Register Array	
PC	23-Bit Program Counter	
SR	ALU STATUS Register	
SPLIM	Stack Pointer Limit Value Register	
TBLPAG	Table Memory Page Address Register	
RCOUNT	Repeat Loop Counter Register	
CORCON	CPU Control Register	
DISICNT	Disable Interrupt Count Register	
DSRPAG	Data Space Read Page Register	
DSWPAG	Data Space Write Page Register	

PIC24FJ128GC010 FAMILY



PROGRAMMER'S MODEL

CPU Control Registers 3.2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0							
—	—	—	_	—	—	—	DC							
bit 15							bit 8							
R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾												
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	R-0 RA	R/W-0	R/W-0 OV	R/W-0, Z	R/W-0 C							
bit 7		11 2011			01	2	bit							
Legend:			•.											
R = Readab		W = Writable b	Dit	•	nented bit, read									
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN							
bit 15-9	Unimplemen	ted: Read as '0	,											
bit 8	Unimplemented: Read as '0' DC: ALU Half Carry/Borrow bit													
		ut from the 4 th lo		or byte-sized da	ata) or 8 th low-	order bit (for wo	ord-sized data							
	of the res	sult occurred				·								
	•	out from the 4 th				ed								
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level (IPL) Status bits ^(1,2)													
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled													
	110 = CPU Interrupt Priority Level is 6 (14)													
	101 = CPU Interrupt Priority Level is 5 (13)													
	100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11)													
	011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10)													
	001 = CPU Interrupt Priority Level is 1 (9)													
		nterrupt Priority I												
bit 4	RA: REPEAT	Loop Active bit												
	1 = REPEAT	loop is in progre	SS											
	0 = REPEAT	loop is not in pro	ogress											
bit 3	N: ALU Nega	tive bit												
	1 = Result was 0 = Result was 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1	as negative as not negative	(zero or positi											
bit 2	OV: ALU Ove	-		(0)										
DIL Z			anod (2's com	olomont) arithm	notic in this arit	hmotic oporatio	n							
		 L = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation D = No overflow has occurred 												
bit 1	Z: ALU Zero I	bit												
	•	 1 = An operation, which affects the Z bit, has set it at some time in the past 0 = The most recent operation, which affects the Z bit, has cleared it (i.e., a non-zero result) 												
			n, which affec	is the Z bit, has	s cleared it (i.e.	., a non-zero res	suit)							
bit 0	C: ALU Carry	Borrow bit	t Cignificant h	it (MCh) of the	requit ecourres	ı								
	•	out from the Mos	•	· /		1								
Note 1: ⊺	he IPLx Status b	oits are read-onl	y when NSTD	IS (INTCON1<	1 5>) = 1.									
	he IPLx Status b		•	•		rm the CPU Inte	errupt Prioritv							
	evel (IPL). The v													

DS30009312B-page 42

PIC24FJ128GC010 FAMILY

U-0	U-0 U-0		U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	r-1	U-0	U-0
	—	—		IPL3 ⁽¹⁾	r	_	
bit 7							bit 0

Legend:	C = Clearable bit	r = Reserved bit							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						

bit 15-4 Unimplemented: Read as '0'

- bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽¹⁾
 - 1 = CPU Interrupt Priority Level is greater than 7
 - 0 = CPU Interrupt Priority Level is 7 or less
- bit 2 Reserved: Read as '1'
- bit 1-0 Unimplemented: Read as '0'
- **Note 1:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt priority Level; see Register 3-1 for bit description.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.3.2 DIVIDER

The divide block supports signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTIBIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multibit arithmetic and logic shifts. Multibit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multibit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE BIT AND MULTIBIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and buses. This architecture also allows direct access of program memory from the Data Space (DS) during code execution.

4.1 **Program Memory Space**


The program address memory space of the PIC24FJ128GC010 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or Data Space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ128GC010 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ128GC010 FAMILY DEVICES



© 2012-2013 Microchip Technology Inc.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 000000h and 000200h for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two Interrupt Vector Tables (IVTs), located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the Interrupt Vector Tables is provided in **Section 8.1 "Interrupt Vector Table**".

4.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ128GC010 family devices, the top four words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration register. The addresses of the Flash Configuration Word for devices in the PIC24FJ128GC010 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words does not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in Section 34.0 "Special Features".

TABLE 4-1: FLASH CONFIGURATION WORDS FOR PIC24FJ128GC010 FAMILY DEVICES

Device	Program Memory (Words)	Configuration Word Addresses					
PIC24FJ64GC0XX	22,016	00ABF8h:00ABFEh					
PIC24FJ128GC0XX	44,032	0157F8h:0157FEh					

msw Address	most significant	word	least significant wo	ord PC Address (Isw Address)
		40		
	23	16	8	0
0x000001	0000000			0x000000
0x000003	0000000			0x000002
0x000005	0000000			0x000004
0x000007	0000000			0x000006
			·	
	Program Memory 'Phantom' Byte (read as '0')	Instru	ction Width	

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Memory Space

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 45. "Data Memory with Extended Data Space (EDS)" (DS39733). The information in this data sheet supersedes the information in the FRM.

The PIC24F core has a 16-bit wide data memory space, addressable as a single linear range. The Data Space (DS) is accessed using two Address Generation Units (AGUs), one each for read and write operations. The Data Space memory map is shown in Figure 4-3.

The 16-bit wide data addresses in the data memory space point to bytes within the Data Space. This gives a DS address range of 64 Kbytes or 32K words. The lower half (0000h to 7FFFh) is used for implemented (on-chip) memory addresses.


The upper half of data memory address space (8000h to FFFFh) is used as a window into the Extended Data Space (EDS). This allows the microcontroller to directly access a greater range of data beyond the standard 16-bit address range. EDS is discussed in detail in **Section 4.2.5 "Extended Data Space (EDS)**".

The lower half of DS is compatible with previous PIC24F microcontrollers without EDS. All PIC24FJ128GC010 family devices implement 8 Kbytes of data RAM in the lower half of the DS, from 0800h to 27FFh.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space Effective Addresses (EAs) resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.





4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC^{\circledast} MCUs and improve Data Space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The Most Significant Byte (MSB) is not modified.

A Sign-Extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the Data Space is addressable indirectly. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

4.2.4 SPECIAL FUNCTION REGISTER (SFR) SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where the SFRs are actually implemented, is shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete list of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-39.

				SI	FR Spa	ace Ad	dress							
	xx00	xx	20	xx40	xx	60	xx	80	xx	A0	XX	C0	xx	E0
000h		Со	re		IC	ICN Interrupts								
100h	Timers	;	Ι	(Capture	e				Com	pare			_
200h	I ² C™	UF	۲۲	SPI/URT ⁽¹⁾	SPI			— — URT			I/O			
300h		A/	D			DMA						—		
400h	A/D	DAC	_	—	_	— USB						S/D	ANA	—
500h			A/D			—			LCD					
600h	EPMP	RTC/C	CRC	_	AVR	PPS						_		
700h	—		-	System	NVM	/PMD	CTM		-	_	_			

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block; URT = UART; S/D = Sigma-Delta A/D; AVR = Analog Reference

Note 1: This region includes registers for the op amp module.

2: This region includes registers for the Digital Signal Modulator (DSM) module.

TABLE 4-3: CPU CORE REGISTERS MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000						•		Working R	egister 0	•			•		•		0000
WREG1	0002								Working R	egister 1								0000
WREG2	0004								Working R	egister 2								0000
WREG3	0006								Working R	egister 3								0000
WREG4	0008								Working R	egister 4								0000
WREG5	000A								Working R	egister 5								0000
WREG6	000C								Working R	egister 6								0000
WREG7	000E								Working R	egister 7								0000
WREG8	0010		Working Register 8															0000
WREG9	0012		Working Register 9														0000	
WREG10	0014		Working Register 10														0000	
WREG11	0016								Working Re	egister 11								0000
WREG12	0018								Working Re	egister 12								0000
WREG13	001A								Working Re	egister 13								0000
WREG14	001C								Working Re	egister 14								0000
WREG15	001E								Working Re	egister 15								0800
SPLIM	0020							Stack	Pointer Lim	t Value Reg	gister							xxxx
PCL	002E							Progran	n Counter L	ow Word Re	egister							0000
PCH	0030			_	_		—		_			Progran	n Counter F	Register Hig	h Byte			0000
DSRPAG	0032			_	_		—			Exte	nded Data	Space Rea	d Page Ad	dress Regis	ter			0000
DSWPAG	0034			_	_		—				Extended	Data Space	e Write Pag	e Address	Register			0000
RCOUNT	0036							Repe	eat Loop Co	unter Regis	ster							xxxx
SR	0042			—	_		—		DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044			—	—	_	—	—	—	—	—	_		IPL3	r	—	—	0004
DISICNT	0052								Disable	Interrupts	Counter Re	gister						xxxx
TBLPAG	0054	-	_	—	_		—	_	—			Table Me	emory Page	e Address R	Register			0000

Legend: — = unimplemented, read as '0'; r = reserved, do not modify. Reset values are shown in hexadecimal.

TABLE 4-4: ICN REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	0056	CN15PDE	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE	CN9PDE	CN8PDE	CN7PDE	CN6PDE	CN5PDE	CN4PDE	CN3PDE	CN2PDE	—	—	0000
CNPD2	0058	CN31PDE	CN30PDE	_	_	_	_	CN25PDE	CN24PDE	CN23PDE	CN22PDE	CN21PDE(1)	CN20PDE(1)	CN19PDE(1)	CN18PDE	CN17PDE	CN16PDE	0000
CNPD3	005A	CN47PDE ⁽¹⁾	CN46PDE ⁽¹⁾	CN45PDE ⁽¹⁾	CN44PDE ⁽¹⁾	CN43PDE ⁽¹⁾	CN42PDE ⁽¹⁾	CN41PDE ⁽¹⁾	CN40PDE(1)	CN39PDE ⁽¹⁾	CN38PDE ⁽¹⁾	CN37PDE ⁽¹⁾	CN36PDE ⁽¹⁾	CN35PDE ⁽¹⁾	CN34PDE ⁽¹⁾	CN33PDE ⁽¹⁾	CN32PDE	0000
CNPD4	005C	CN63PDE	CN62PDE	CN61PDE	CN60PDE	CN59PDE	CN58PDE	CN57PDE ⁽¹⁾	CN56PDE	CN55PDE	CN54PDE	CN53PDE	CN52PDE	CN51PDE	CN50PDE	CN49PDE	CN48PDE ⁽¹⁾	0000
CNPD5	005E	CN79PDE ⁽¹⁾	CN78PDE ⁽¹⁾	CN77PDE ⁽¹⁾	CN76PDE ⁽¹⁾	CN75PDE ⁽¹⁾	CN74PDE ⁽¹⁾	CN73PDE	CN72PDE	CN71PDE	CN70PDE(1)	CN69PDE	CN68PDE	CN67PDE ⁽¹⁾	CN66PDE ⁽¹⁾	CN65PDE	CN64PDE	0000
CNPD6	0060	_	_	_	_	_	_	_	_	—	—	_	_	CN83PDE	CN82PDE ⁽¹⁾	CN81PDE ⁽¹⁾	CN80PDE(1)	0000
CNEN1	0062	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	—	_	0000
CNEN2	0064	CN31IE	CN30IE	_	_	_	_	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE ⁽¹⁾	CN20IE ⁽¹⁾	CN19IE ⁽¹⁾	CN18IE	CN17IE	CN16IE	0000
CNEN3	0066	CN47IE ⁽¹⁾	CN46IE ⁽¹⁾	CN45IE ⁽¹⁾	CN44IE ⁽¹⁾	CN43IE ⁽¹⁾	CN42IE ⁽¹⁾	CN41IE ⁽¹⁾	CN40IE ⁽¹⁾	CN39IE ⁽¹⁾	CN38IE ⁽¹⁾	CN37IE ⁽¹⁾	CN36IE ⁽¹⁾	CN35IE ⁽¹⁾	CN34IE ⁽¹⁾	CN33IE ⁽¹⁾	CN32IE	0000
CNEN4	0068	CN63IE	CN62IE	CN61IE	CN60IE	CN59IE	CN58IE	CN57IE ⁽¹⁾	CN56IE	CN55IE	CN54IE	CN53IE	CN52IE	CN51IE	CN50IE	CN49IE	CN48IE ⁽¹⁾	0000
CNEN5	006A	CN79IE ⁽¹⁾	CN78IE ⁽¹⁾	CN77IE ⁽¹⁾	CN76IE ⁽¹⁾	CN75IE ⁽¹⁾	CN74IE ⁽¹⁾	CN73IE	CN72IE	CN71IE	CN70IE ⁽¹⁾	CN69IE	CN68IE	CN67IE ⁽¹⁾	CN66IE ⁽¹⁾	CN65IE	CN64IE	0000
CNEN6	006C	_	_	_	_	_	_	_	_	—	—	_	_	CN83IE	CN82IE ⁽¹⁾	CN81IE ⁽¹⁾	CN80IE ⁽¹⁾	0000
CNPU1	006E	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	—	_	0000
CNPU2	0070	CN31PUE	CN30PUE	_	_	_	_	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE ⁽¹⁾	CN20PUE(1)	CN19PUE(1)	CN18PUE	CN17PUE	CN16PUE	0000
CNPU3	0072	CN47PUE ⁽¹⁾	CN46PUE ⁽¹⁾	CN45PUE ⁽¹⁾	CN44PUE ⁽¹⁾	CN43PUE ⁽¹⁾	CN42PUE ⁽¹⁾	CN41PUE ⁽¹⁾	CN40PUE(1)	CN39PUE(1)	CN38PUE ⁽¹⁾	CN37PUE ⁽¹⁾	CN36PUE ⁽¹⁾	CN35PUE ⁽¹⁾	CN34PUE ⁽¹⁾	CN33PUE ⁽¹⁾	CN32PUE	0000
CNPU4	0074	CN63PUE	CN62PUE	CN61PUE	CN60PUE	CN59PUE	CN58PUE	CN57PUE ⁽¹⁾	CN56PUE	CN55PUE	CN54PUE	CN53PUE	CN52PUE	CN51PUE	CN50PUE	CN49PUE	CN48PUE ⁽¹⁾	0000
CNPU5	0076	CN79PUE ⁽¹⁾	CN78PUE ⁽¹⁾	CN77PUE ⁽¹⁾	CN76PUE ⁽¹⁾	CN75PUE ⁽¹⁾	CN74PUE ⁽¹⁾	CN73PUE	CN72PUE	CN71PUE	CN70PUE ⁽¹⁾	CN69PUE	CN68PUE	CN67PUE ⁽¹⁾	CN66PUE ⁽¹⁾	CN65PUE	CN64PUE	0000
CNPU6	0078	_	—	_	—	_	_	_	_	—	—	_	_	CN83PUE	CN82PUE ⁽¹⁾	CN81PUE ⁽¹⁾	CN80PUE(1)	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_	_	-	_	_	-	_		_	-	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084		DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088		DMA4IF	PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	_		SPI2IF	SPF2IF	0000
IFS3	008A	_	RTCIF	DMA5IF	_	_	_	_	_	_	INT4IF	INT3IF	_	_	MI2C2IF	SI2C2IF	_	0000
IFS4	008C	DAC2IF	DAC1IF	CTMUIF	_	_	_	_	HLVDIF	_	_	_	_	CRCIF	U2ERIF	U1ERIF	_	0000
IFS5	008E	_	_	IC9IF	OC9IF	_	_	U4TXIF	U4RXIF	U4ERIF	USB1IF	_	_	U3TXIF	U3RXIF	U3ERIF	_	0000
IFS6	0090	_	_	_	_	_	FSTIF	SDA1IF	AMP2IF	AMP1IF	—	_	LCDIF	_	_	_	_	0000
IFS7	0092	_	_	_	_	_	_	_	_	_	—	JTAGIF	_	_	_	_	_	0000
IEC0	0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	_	DMA4IE	PMPIE	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	_	_	SPI2IE	SPF2IE	0000
IEC3	009A	_	RTCIE	DMA5IE	_	_	_	_	_	_	INT4IE	INT3IE	_	_	MI2C2IE	SI2C2IE	_	0000
IEC4	009C	DAC2IE	DAC1IE	CTMUIE	_	_	_	_	HLVDIE	_	_	_	_	CRCIE	U2ERIE	U1ERIE	_	0000
IEC5	009E	_	_	IC9IE	OC9IE	_	_	U4TXIE	U4RXIE	U4ERIE	USB1IE	_	_	U3TXIE	U3RXIE	U3ERIE	_	0000
IEC6	00A0	_	_	_	_	_	FSTIE	SDA1IE	AMP2IE	AMP1IE	—	_	LCDIE	_	_	_	_	0000
IEC7	00A2	_	_	_	_	_	_	_	_	_	—	JTAGIE	_	_	_	_	_	0000
IPC0	00A4	_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6	_	T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	DMA0IP2	DMA0IP1	DMA0IP0	4444
IPC2	00A8	_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	_	—	_	_	—	DMA1IP2	DMA1IP1	DMA1IP0	_	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0	0444
IPC4	00AC	_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	00AE	_	IC8IP2	IC8IP1	IC8IP0	_	IC7IP2	IC7IP1	IC7IP0	_	_	_	_	_	INT1IP2	INT1IP1	INT1IP0	4404
IPC6	00B0	_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	_	DMA2IP2	DMA2IP1	DMA2IP0	4444
IPC7	00B2	-	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4	-	_	_	_		—	-	_	_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0	0044
IPC9	00B6	-	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	_	DMA3IP2	DMA3IP1	DMA3IP0	4444
IPC10	00B8	-	OC7IP2	OC7IP1	OC7IP0		OC6IP2	OC6IP1	OC6IP0	_	OC5IP2	OC5IP1	OC5IP0	_	IC6IP2	IC6IP1	IC6IP0	4444
IPC11	00BA	-	—	_	_		DMA4IP2	DMA4IP1	DMA4IP0	_	PMPIP2	PMPIP1	PMPIP0	_	OC8IP2	OC8IP1	OC8IP0	0444
IPC12	00BC		_	_			MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	_	_	_	0440
IPC13	00BE	_	_	_	_	_	INT4IP2	INT4IP1	INT4IP0	_	INT3IP2	INT3IP1	INT3IP0		_	—	_	0440
IPC15	00C2	_	_	_	_	_	RTCIP2	RTCIP1	RTCIP0	—	DMA5IP2	DMA5IP1	DMA5IP0	_		_	_	0440

PIC24FJ128GC010 FAMILY

Legend: - = unimplemented, read as '0', r = Reserved, maintain as '0'. Reset values are shown in hexadecimal.

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC16	00C4	_	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0		_	_		4440
IPC18	00C8	—	_	_	_	_	_	_	—	_	_	_	—	_	HLVDIP2	HLVDIP1	HLVDIP0	0004
IPC19	00CA	_	DAC2IP2	DAC2IP1	DAC2IP0	_	DAC1IP2	DAC1IP1	DAC1IP0	_	CTMUIP2	CTMUIP1	CTMUIP0	_	—	—		4440
IPC20	00CC	_	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0	—	U3ERIP2	U3ERIP1	U3ERIP0		—	—		4440
IPC21	00CE	_	U4ERIP2	U4ERIP1	U4ERIP0	_	USB1IP2	USB1IP1	USB1IP0	—	—	—	_		—	—		4400
IPC22	00D0	_		—	—	_			—	—	U4TXIP2	U4TXIP1	U4TXIP0		U4RXIP2	U4RXIP1	U4RXIP0	0044
IPC23	00D2	_		—	—	_			—	—	IC9IP2	IC9IP1	IC9IP0		OC9IP2	OC9IP1	OC9IP0	0044
IPC25	00D6	_	AMP1IP2	AMP1IP1	AMP1IP0	_			—	—	—	—	_		LCDIP2	LCDIP1	LCDIP0	4004
IPC26	00D8	_		—	—	_	FSTIP2	FSTIP1	FSTIP0	—	SDA1IP2	SDA1IP1	SDA1IP0		AMP2IP2	AMP2IP1	AMP2IP0	0444
IPC29	00DE			_	_	_			—		JTAGIP2	JTAGIP1	JTAGIP0		_	—		0040
INTTREG	00E0	CPUIRQ	r	VHOLD	_	ILR3	ILR2	ILR1	ILR0		VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

Legend: — = unimplemented, read as '0', r = Reserved, maintain as '0'. Reset values are shown in hexadecimal.

TABLE 4-6:TIMER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 F	Register								0000
PR1	0102								Timer1 Peri	od Register								FFFF
T1CON	0104	TON	—	TSIDL	—	_	_	TIECS1	TIECS0	—	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	—	0000
TMR2	0106								Timer2 F	Register								0000
TMR3HLD	0108						Timer	3 Holding R	legister (for	32-bit time	operations	only)						0000
TMR3	010A		Timer3 Register														0000	
PR2	010C		Timer2 Period Register														FFFF	
PR3	010E		Timer2 Period Register Timer3 Period Register															FFFF
T2CON	0110	TON	_	TSIDL	—	_	_	TIECS1	TIECS0	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	—	0000
T3CON	0112	TON	_	TSIDL	_	_	_	TIECS1	TIECS0	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	—	0000
TMR4	0114								Timer4 F	Register								0000
TMR5HLD	0116						Tin	ner5 Holding	g Register (1	for 32-bit op	perations or	ıly)						0000
TMR5	0118								Timer5 F	Register								0000
PR4	011A								Timer4 Peri	od Register								FFFF
PR5	011C								Timer5 Peri	od Register								FFFF
T4CON	011E	TON	_	TSIDL	_			TIECS1	TIECS0	_	TGATE	TCKPS1	TCKPS0	T45	_	TCS		0000
T5CON	0120	TON	-	TSIDL	_	_	_	TIECS1	TIECS0	_	TGATE	TCKPS1	TCKPS0	_	_	TCS		0000

TABLE 4-7: INPUT CAPTURE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140		_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	_	_	_	_	_	—	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144				•			I	nput Capture	e 1 Buffer Reg	gister		•	•	•	•		0000
IC1TMR	0146								Timer Va	lue 1 Registe	r							xxxx
IC2CON1	0148	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_		—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	_	_		_		_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C							I	nput Capture	e 2 Buffer Reg	gister							0000
IC2TMR	014E								Timer Va	lue 2 Registe	r		_	-				xxxx
IC3CON1	0150	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	—	—		_	—	_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154							I	nput Capture	e 3 Buffer Reg	gister							0000
IC3TMR	0156								Timer Va	lue 3 Registe	r		_	-				xxxx
IC4CON1	0158	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_		—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A	_	—	_	_	_	—	_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C							I	nput Capture	e 4 Buffer Reg	gister							0000
IC4TMR	015E								Timer Va	lue 4 Registe	r		_	-				xxxx
IC5CON1	0160	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5CON2	0162	_	—	_	_	_	—	_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	0164							I	nput Capture	e 5 Buffer Reg	gister							0000
IC5TMR	0166								Timer Va	lue 5 Registe	r				1	1		xxxx
IC6CON1	0168	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC6CON2	016A	—	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6BUF	016C							I	nput Capture	e 6 Buffer Reg	gister							0000
IC6TMR	016E				1		,		Timer Va	lue 6 Registe	r				1	1		xxxx
IC7CON1	0170	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7CON2	0172	—	—	—	—	—	—		IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC7BUF	0174							I	nput Capture	e 7 Buffer Reg	gister							0000
IC7TMR	0176				1		,		Timer Va	lue 7 Registe	r			r	1	1		xxxx
IC8CON1	0178	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC8CON2	018A	—	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC8BUF	018C							I	nput Capture	e 8 Buffer Reg	gister							0000
IC8TMR	018E				1				Timer Va	lue 8 Registe	r		1	1	1	1		xxxx
IC9CON1	0180	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC9CON2	0182	—	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC9BUF	0184								nput Capture	e 9 Buffer Reg	gister							0000
IC9TMR	0186								Timer Va	lue 9 Registe	r							xxxx

DS30009312B-page 53

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0190	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0192	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0194							Οι	utput Compa	re 1 Second	ary Register							0000
OC1R	0196								Output C	ompare 1 R	egister							0000
OC1TMR	0198								Timer	Value 1 Regi	ster							xxxx
OC2CON1	019A	—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC2CON2	019C	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	019E							Οι	utput Compa	re 2 Second	ary Register							0000
OC2R	01A0								Output C	ompare 2 R	egister							0000
OC2TMR	01A2																	xxxx
OC3CON1	01A4	—	- OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 TMD FLTOUT FLTTRIEN OCINV - DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL1															0000
OC3CON2	01A6	FLTMD	- OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0															000C
OC3RS	01A8		TMD FLTOUT FLTTRIEN OCINV - DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCS															0000
OC3R	01AA								Output C	ompare 3 R	egister							0000
OC3TMR	01AC		_	-					Timer	Value 3 Regi	ster	-	-	-	-	-		xxxx
OC4CON1	01AE	_		OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	01B0	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	01B2							Οι	utput Compa	re 4 Second	ary Register							0000
OC4R	01B4								Output C	ompare 4 Re	egister							0000
OC4TMR	01B6		_	-					Timer	Value 4 Regi	ster	-	-	-		-		xxxx
OC5CON1	01B8	_	·	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT1	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC5CON2	01BA	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC5RS	01BC							Οι	utput Compa	re 5 Second	ary Register							0000
OC5R	01BE								Output C	ompare 5 R	egister							0000
OC5TMR	01C0		_	-					Timer	Value 5 Regi	ster	-	-	-		-		xxxx
OC6CON1	01C2	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC6CON2	01C4	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC6RS	01C6							Οι	tput Compa	re 6 Second	ary Register							0000
OC6R	01C8								Output C	ompare 6 R	egister							0000
OC6TMR	01CA								Timer	Value 6 Regi	ster							xxxx

IADEE	- •.	00							,									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC7CON1	01CC		—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC7CON2	01CE	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC7RS	01D0							Ou	utput Compa	re 7 Second	ary Register							0000
OC7R	01D2		Output Compare 7 Register Timer Value 7 Register															0000
OC7TMR	01D4		Timer Value 7 Register															xxxx
OC8CON1	01D6		- OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0															0000
OC8CON2	01D8	FLTMD															000C	
OC8RS	01DA							O	utput Compa	re 8 Second	ary Register							0000
OC8R	01DC								Output C	ompare 8 R	egister							0000
OC8TMR	01DE								Timer	Value 8 Reg	ister							xxxx
OC9CON1	01E0		_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC9CON2	01E2	FLTMD	FLTOUT	FLTTRIEN	OCINV	-	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC9RS	01E4							O	utput Compa	re 9 Second	ary Register							0000
OC9R	01E6								Output C	ompare 9 R	egister							0000
OC9TMR	01E8								Timer	Value 9 Reg	ister							xxxx

TABLE 4-8: OUTPUT COMPARE REGISTER MAP (CONTINUED)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: I²C[™] REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_		—	_	_	—	_					Receive	Register				0000	
I2C1TRN	0202	—	_	_	—	—	_	_	_				Transmit	Register				00FF	
I2C1BRG	0204	—	_	_	—	—	_	_				Baud Rate	e Generator	Register				0000	
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL												
I2C1ADD	020A	—	_	_	—	—	_	Address Register											
I2C1MSK	020C	—	_	_	—	—	—												
I2C2RCV	0210	—	_	_	—	—	_	_	_				Receive	Register				0000	
I2C2TRN	0212	—	_	_	—	—	_	_	_				Transmit	Register				00FF	
I2C2BRG	0214	—	_	_	—	—	_	_				Baud Rate	e Generator	Register				0000	
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT ADD10 IWCOL I2COV DAC P S RW RBF TBF 0											
I2C2ADD	021A	—	_	_	—	—	—	Address Register											
I2C2MSK	021C	_		—	_			Address Mask Register 0											

TABLE 4-10: UART REGISTER MAPS

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000		
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
U1TXREG	0224	_	—	_		_	_					Trans	smit Regist	er				xxxx		
U1RXREG	0226	_	—	_		_	_					Rece	eive Regist	er				0000		
U1BRG	0228							Baud Rat	e Generato	or Prescaler F	Register							0000		
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000		
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA												
U2TXREG	0234	_	—	_		_	_	Transmit Register												
U2RXREG	0236	_	—	_		_	_		- Receive Register											
U2BRG	0238							Baud Rat	e Generato	or Prescaler F	Register							0000		
U3MODE	0250	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000		
U3STA	0252	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
U3TXREG	0254	—	—	_	_	—	—	_				Trans	smit Regist	er				xxxx		
U3RXREG	0256	—	—	_	_	—	—	_				Rece	eive Regist	er				0000		
U3BRG	0258							Baud Rat	e Generato	or Prescaler F	Register							0000		
U4MODE	02B0	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000		
U4STA	02B2	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
U4TXREG	02B4	_	_	_	_	_	—													
U4RXREG	02B6	_	_	_		_	—	_	- Receive Register											
U4BRG	02B8							Baud Rat	e Generato	or Prescaler F	Register							0000		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	—	—	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	—	—	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248		EN SPIFSD SPIFPOL — — — — — — — — — — — — SPIFE SPIBEN Transmit and Receive Buffer															0000
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	_	_	_	—	—	_	_	_	—	—	_	SPIFE	SPIBEN	0000
SPI2BUF	0268							Tra	ansmit and F	Receive But	ffer							0000

TABLE 4-12: OP AMP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AMP1CON	024A	AMPEN		AMPSIDL	AMPSLP	INTPOL1	INTPOL0	CMOUT	CMPSEL	SPDSEL	AMPOE	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0	0000
AMP2CON	024C	AMPEN	—	AMPSIDL	AMPSLP	INTPOL1	INTPOL0	CMOUT	CMPSEL	SPDSEL	AMPOE	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: PORTA REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	_	—	—	TRISA10	TRISA9		TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	C6FF
PORTA	02C2	RA15	RA14	_	_	—	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	LATA15	LATA14	_	_	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	ODA15	ODA14	_	_	_	ODA10	ODA9	_	ODA7	ODA6	ODA5	ODA4	ODA3	ODA2	ODA1	ODA0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100/121-pin devices.

Note 1: PORTA and all associated bits are unimplemented in 64-pin devices.

TABLE 4-14: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	_		_	-	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FOFF
PORTB	02CA	RB15	RB14	RB13	RB12	_	_	_	_	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	_	_	_	_	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	02CE	ODB15	ODB14	ODB13	ODB12	_	_	_	_	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

TABLE 4-15: PORTC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 ⁽¹⁾	Bit 3 ⁽¹⁾	Bit 2 ⁽¹⁾	Bit 1 ⁽¹⁾	Bit 0	All Resets
TRISC	02D0	TRISC15	—	—	TRISC12		_			_	_		TRISC4	TRISC3	TRISC2	TRISC1	—	901E
PORTC	02D2	RC15 ^(2,3)	RC14 ⁽⁴⁾	RC13 ⁽⁴⁾	RC12 ⁽²⁾	_	_	_	_	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
LATC	02D4	LATC15	_	_	LATC12	_	_	_	_	_	_	_	LATC4	LATC3	LATC2	LATC1	_	xxxx
ODCC	02D6	ODC15	_	—	ODC12		_	-	_	_	_	_	ODC4	ODC3	ODC2	ODC1	—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100/121-pin devices.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

2: RC12 and RC15 are only available when the primary oscillator is disabled or when EC mode is selected (POSCMD<1:0> Configuration bits = 11 or 00); otherwise read as '0'.

3: RC15 is only available when the POSCMD<1:0> Configuration bits = 11 or 00 and the OSCIOFN Configuration bit = 1.

4: RC13 and RC14 are input ports only and cannot be used as output ports.

TABLE 4-16: PORTD REGISTER MAP

File Name	Addr	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D8	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02DA	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02DC	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	02DE	ODD15	ODD14	ODD13	ODD12	ODD11	ODD10	ODD9	ODD8	ODD7	ODD6	ODD5	ODD4	ODD3	ODD2	ODD1	ODD0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100/121-pin devices.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

TABLE 4-17: PORTE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ⁽¹⁾	Bit 8 ⁽¹⁾	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02E0	_		—	—			TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
PORTE	02E2	-	_	_	_	_	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02E4	-	_	_	_	_	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
ODCE	02E6	-	_	_	_	_	_	ODE9	ODE8	ODE7	ODE6	ODE5	ODE4	ODE3	ODE2	ODE1	ODE0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100/121-pin devices.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

© 2012-2013 Microchip Technology Inc

TABLE 4-18: PORTF REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8 ⁽¹⁾	Bit 7 ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02E8		_	TRISF13	TRISF12	_	_	_	TRISF8	TRISF7	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31BF
PORTF	02EA	_	_	RF13	RF12		_	_	RF8	RF7	_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02EC	_	_	LATF13	LATF12		_	_	LATF8	LATF7	_	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF	02EE	—	_	ODF13	ODF12		_	_	ODF8	ODF7	_	ODF5	ODF4	ODF3	ODF2	ODF1	ODF0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100/121-pin devices.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

TABLE 4-19: PORTG REGISTER MAP

File Name	Addr	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 ⁽¹⁾	Bit 0 ⁽¹⁾	All Resets
TRISG	02F0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	—		TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02F2	RG15	RG14	RG13	RG12		_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
LATG	02F4	LATG15	LATG14	LATG13	LATG12		_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
ODCG	02F6	ODG15	ODG14	ODG13	ODG12		_	ODG9	ODG8	ODG7	ODG6	_	_	ODG3	ODG2	ODG1	ODG0	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100/121-pin devices.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

TABLE 4-20: PAD CONFIGURATION REGISTER MAP (PADCFG1)

I	ile Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
P	ADCFG1	02FC	1					-	1		_			-				PMPTTL	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	035A	CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	—	—				_	_	_	0000
CTMUCON2	035C	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	_	0000
CTMUICON	035E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	—	—	_			_			0000

TABLE 4-22: DAC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC1CON	0440	DACEN	_	DACSIDL	DACSLP	DACFM	_	—	DACTRIG	_	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0	0000
DAC1DAT	0442								DAC1 Ir	nput Value F	Register							0000
DAC2CON	0444	DACEN	_	DACSIDL	DACSLP	DACFM	-	_	DACTRIG	_	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0	0000
DAC2DAT	0446								DAC2 In	nput Value F	Register							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23: SIGMA-DELTA A/D REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SD1CON1	04D0	SDON	_	SDSIDL	SDRST	FILTDIS	SDGAIN2	SDGAIN1	SDGAIN0	DITHER1	DITHER0	-	VOSCAL	_	SDREFN	SDREFP	PWRLVL	0000
SD1CON2	04D2	CHOP1	CHOP0	SDINT1	SDINT0	-	_	SDWM1	SDWM0	_	—	_	RNDRES1	RNDRES0	—	—	SDRDY	0000
SD1CON3	04D4	SDDIV2	SDDIV1	SDDIV0	SDOSR2	SDOSR1	SDOSR0	SDCS1	SDCS0	_	—	_	—		SDCH2	SDCH1	SDCH0	0000
SD1RESH	04D6							Sigma-Delta	a A/D Result	Register (b	oits<31-16>)							0000
SD1RESL	04D8							Sigma-Delf	a A/D Resul	t Register (bits<15-0>)							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-24: ANALOG CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANCFG	04DE				_		_									VBG2EN	_	0000
ANSA	04E0	ANSA15 ⁽¹⁾	ANSA14 ⁽¹⁾		_		ANSA10 ⁽¹⁾	ANSA9 ⁽¹⁾		ANSA7 ⁽¹⁾	ANSA6 ⁽¹⁾	ANSA5 ⁽¹⁾	ANSA4 ⁽¹⁾	_		ANSA1 ⁽¹⁾	—	C6F2
ANSB	04E2	ANSB15	ANSB14	ANSB13	ANSB12		_			ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	FOFF
ANSC	04E4				_		_			_			ANSC4 ⁽¹⁾	ANSC3 ⁽¹⁾		ANSC1 ⁽¹⁾	—	001A
ANSD	04E6	ANSD15 ⁽¹⁾	ANSD14 ⁽¹⁾	ANSD13 ⁽¹⁾	ANSD12(1)	ANSD11	ANSD10	ANSD9	ANSD8	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	_	ANSD0	FFFD
ANSE	04E8				_		_	ANSE9 ⁽¹⁾		ANSE7	ANSE6	ANSE5	ANSE4	_		_	—	02F0
ANSF	04EA			ANSF13 ⁽¹⁾	_		_		ANSF8 ⁽¹⁾	ANSF7		ANSF5	ANSF4	ANSF3	ANSF2 ⁽¹⁾	_	ANSF0	21BD
ANSG	04EC	ANSG15 ⁽¹⁾			_		_	ANSG9	ANSG8	ANSG7	ANSG6		_	_		_	—	83C0

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

© 2012-2013 Microchip Technology Inc.

TABLE 4-	25:	12-BIT	PIPELI	NE A/D	CONVE	RTER R	EGISTE	R MAP										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON1	0500	ADON	—	ADSIDL	ADSLP	FORM3	FORM2	FORM1	FORM0	PUMPEN	ADCAL	—	_	—	—	_	PWRLVL	0000
ADCON2	0502	PVCFG1	PVCFG0	—	NVCFG0	—	BUFORG	r	r	r	r	—	—	—	-	RFPUMP	r	0300
ADCON3	0504	ADRC	—	—	_	SLEN3	SLEN2	SLEN1	SLEN0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
ADTMRPR	0506				_			A/D	Trigger Time	r Period Va	lue							0000
ADSTATH	050A	_	—	—		—	—	—	_	—	_	—		—	PUMPST	ADREADY	ADBUSY	0000
ADSTATL	0508	_	—	—		—	—	—	SLOV	—	_	r	ACCIF	SL3IF	SL2IF	SL1IF	SL0IF	0000
ADL0CONH	051E	ASEN	SLINT1	SLINT0	WM1	WM0	CM2	CM1	CM0	CTMEN	r	MULCHEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	0000
ADL0CONL	051C	SLEN	SAMP	SLENCLR	SLTSRC4	SLTSRC3	SLTSRC2	SLTSRC1	SLTSRC0	THSRC		—	SLSIZE4	SLSIZE3	SLSIZE2	SLSIZE1	SLSIZE0	0000
ADL1CONH	053A	ASEN	SLINT1	SLINT0	WM1	WM0	CM2	CM1	CM0	CTMEN	r	MULCHEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	0000
ADL1CONL	0538	SLEN	SAMP	SLENCLR	SLTSRC4	SLTSRC3	SLTSRC2	SLTSRC1	SLTSRC0	THSRC	_	—	SLSIZE4	SLSIZE3	SLSIZE2	SLSIZE1	SLSIZE0	0000
ADL2CONH	0556	ASEN	SLINT1	SLINT0	WM1	WM0	CM2	CM1	CM0	CTMEN	r	MULCHEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	0000
ADL2CONL	0554	SLEN	SAMP	SLENCLR	SLTSRC4	SLTSRC3	SLTSRC2	SLTSRC1	SLTSRC0	THSRC	_	—	SLSIZE4	SLSIZE3	SLSIZE2	SLSIZE1	SLSIZE0	0000
ADL3CONH	0402	ASEN	SLINT1	SLINT0	WM1	WM0	CM2	CM1	CM0	CTMEN	r	MULCHEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	0000
ADL3CONL	0400	SLEN	SAMP	SLENCLR	SLTSRC4	SLTSRC3	SLTSRC2	SLTSRC1	SLTSRC0	THSRC	_	—	SLSIZE4	SLSIZE3	SLSIZE2	SLSIZE1	SLSIZE0	0000
ADL0PTR	0520	_	ADNEXT6	ADNEXT5	ADNEXT4	ADNEXT3	ADNEXT2	ADNEXT1	ADNEXT0	_	_	_	_	_	_	_	_	0000
ADL1PTR	053C	—	ADNEXT6	ADNEXT5	ADNEXT4	ADNEXT3	ADNEXT2	ADNEXT1	ADNEXT0	—	_	—	—	—	-	_	—	0000
ADL2PTR	0558	_	ADNEXT6	ADNEXT5	ADNEXT4	ADNEXT3	ADNEXT2	ADNEXT1	ADNEXT0	_	_	_	_	_	_	_	_	0000
ADL3PTR	0404	_	ADNEXT6	ADNEXT5	ADNEXT4	ADNEXT3	ADNEXT2	ADNEXT1	ADNEXT0	_	_	_	_	_	—	—	—	0000
ADL0STAT	0522	ADTACT	LBUSY	_	_	_	_	_	_	ADTDLY	_	ADLIF	_	_	-	_	—	0000
ADL1STAT	053E	ADTACT	LBUSY	_	_	_	_	_	_	ADTDLY	_	ADLIF	-	—	—	_	—	0000
ADL2STAT	055A	ADTACT	LBUSY	_	_	_	_	_	_	ADTDLY		ADLIF	_	—	—	—	—	0000
ADL3STAT	0406	ADTACT	LBUSY	_	_	_	_	_	_	ADTDLY		ADLIF	_	—	—	—	—	0000

TABLE 4-25: 12-BIT PIPELINE A/D CONVERTER REGISTER MAP (CONTINUED)

		12 011			001112					1020/								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADTBL0	0300	UCTMU	DIFF	—	—	-	—	—	-	—	ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL1	0302	UCTMU	DIFF	_	_	_	_	_	_	_	ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL2	0304	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL3	0306	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL4	0308	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL5	030A	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL6	030C	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL7	030E	UCTMU	DIFF	_	_	_	_	_	_	_	ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL8	0310	UCTMU	DIFF	_	_	_	_	_	_	_	ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL9	0312	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL10	0314	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL11	0316	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL12	0318	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL13	031A	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL14	031C	UCTMU	DIFF	_	_	_	_		—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL15	031E	UCTMU	DIFF	_	_	_	_		—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL16	0320	UCTMU	DIFF	_	_	_	_	_	—		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL17	0322	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL18	0324	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL19	0326	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL20	0328	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL21	032A	UCTMU	DIFF	_	_	_	—		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL22	032C	UCTMU	DIFF	_	_	_	—		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL23	032E	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL24	0330	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL25	0332	UCTMU	DIFF	_	_	_	_		_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL26	0334	UCTMU	DIFF	_	—	_	—	—	_	—	ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL27	0336	UCTMU	DIFF	_	—	_	—	—	_	—	ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL28	0338	UCTMU	DIFF	_	—	_	—	—	_	—	ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL29	033A	UCTMU	DIFF	_	_	_	_	_	_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL30	033C	UCTMU	DIFF	_	—	_	_	_	_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000
ADTBL31	033E	UCTMU	DIFF	_	_	_	_	_	_		ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0	0000

PIC24FJ128GC010 FAMILY

ABLE 4-	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
ADRES0	0340								A/D Result I	Register ()							I	0000
ADRES1	0342								A/D Result I	•								0000
ADRES2	0344								A/D Result I									0000
ADRES3	0346								A/D Result I	•								0000
ADRES4	0348								A/D Result I	Register 4								0000
ADRES5	034A								A/D Result I	Register 5								0000
ADRES6	034C								A/D Result I	Register 6								0000
ADRES7	034E								A/D Result I	Register 7								0000
ADRES8	0350								A/D Result I	Register 8								0000
ADRES9	0352								A/D Result I	Register 9								0000
ADRES10	0354								VD Result F	Register 10								0000
ADRES11	0356								A/D Result F	Register 11								000
ADRES12	0358								VD Result F	Register 12								000
ADRES13	035A								VD Result F	Register 13								000
ADRES14	035C							1	VD Result F	Register 14								0000
ADRES15	035E							1	VD Result F	Register 15								0000
ADRES16	0360								VD Result F	Register 16								0000
ADRES17	0362								VD Result F	Register 17								0000
ADRES18	0364								VD Result F	Register 18								0000
ADRES19	0366								VD Result F	Register 19								0000
ADRES20	0368								VD Result F	•								0000
ADRES21	036A							1	VD Result F	Register 21								0000
ADRES22	036C							1	VD Result F	Register 22								0000
ADRES23	036E								VD Result F	<u> </u>								0000
ADRES24	0370								VD Result F									0000
ADRES25	0372							/	VD Result F	Register 25								0000
ADRES26	0374								VD Result F	•								0000
ADRES27	0376								VD Result F	•								0000
ADRES28	0378								VD Result F	•								0000
ADRES29	037A								VD Result F	•								0000
ADRES30	037C								VD Result F	-								0000
ADRES31	037E								VD Result F	Register 31								0000

TABLE 4-25: 12-BIT PIPELINE A/D CONVERTER REGISTER MAP (CONTINUED)

Legend: — = unimplemented, read as '0', r = reserved. Reset values are shown in hexadecimal.

PIC24FJ128GC010 FAMILY

IADLE 4-	ZJ .	12-011		NE A/D	CONVE		LOISIL			IULD)								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ACCONH	050E	_	—	—	_	—	—	—	—	ACEN	ACIE	-	_	—	—	_	_	0000
ACCONL	050C		_	TBLSEL5	TBLSEL4	TBLSEL3	TBLSEL2	TBLSEL1	TBLSEL0	COUNT7	COUNT6	COUNT5	COUNT4	COUNT3	COUNT2	COUNT1	COUNT0	0000
ACRESH	0512						A/D	Accumulation	on High Res	ult Register	r (bits<31-1	6>)						0000
ACRESL	0510						A/D	Accumulat	ion Low Res	ult Registe	r (bits<15-0)>)						0000
ADCHITH	0516	CHH31	CHH30	CHH29	CHH28	CHH27	CHH26	CHH25	CHH24	CHH23	CHH22	CHH21	CHH20	CHH19	CHH18	CHH17	CHH16	0000
ADCHITL	0514	CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8	CHH7	CHH6	CHH5	CHH4	CHH3	CHH2	CHH1	CHH0	0000
ADTH0H	0526	TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8	TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0	0000
ADTH0L	0524	TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8	TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0	0000
ADTH1H	0542	TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8	TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0	0000
ADTH1L	0540	TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8	TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0	0000
ADTH2H	055E	TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8	TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0	0000
ADTH2L	055C	TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8	TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0	0000
ADTH3H	040A	TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8	TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0	0000
ADTH3L	0408	TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8	TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0	0000
ADL0MSEL3	052E	—	_	_		—	—	—	—	—	_			_	—	MSEL49	MSEL48	0000
ADL0MSEL2	052C	MSEL47	MSEL46	MSEL45	MSEL44	MSEL43	MSEL42	MSEL41	MSEL40	MSEL39	MSEL38	MSEL37	MSEL36	MSEL35	MSEL34	MSEL33	MSEL32	0000
ADL0MSEL1	052A	MSEL31	MSEL30	MSEL29	MSEL28	MSEL27	MSEL26	MSEL25	MSEL24	MSEL23	MSEL22	MSEL21	MSEL20	MSEL19	MSEL18	MSEL17	MSEL16	0000
ADL0MSEL0	0528	MSEL15	—	—	—	—	—	—	—	—	—	-	—	—	—	—	—	0000
ADL1MSEL3	054A	—	—	—	_	—	—	—	—		—	_	_	—	—	MSEL49	MSEL48	0000
ADL1MSEL2	0548	MSEL47	MSEL46	MSEL45	MSEL44	MSEL43	MSEL42	MSEL41	MSEL40	MSEL39	MSEL38	MSEL37	MSEL36	MSEL35	MSEL34	MSEL33	MSEL32	0000
ADL1MSEL1	0546	MSEL31	MSEL30	MSEL29	MSEL28	MSEL27	MSEL26	MSEL25	MSEL24	MSEL23	MSEL22	MSEL21	MSEL20	MSEL19	MSEL18	MSEL17	MSEL16	0000
ADL1MSEL0	0544	MSEL15	—	_	_	_	_	_	_	_	_	_	_	—	—	_	—	0000
ADL2MSEL3	0566	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MSEL49	MSEL48	0000
ADL2MSEL2	0564	MSEL47	MSEL46	MSEL45	MSEL44	MSEL43	MSEL42	MSEL41	MSEL40	MSEL39	MSEL38	MSEL37	MSEL36	MSEL35	MSEL34	MSEL33	MSEL32	0000
ADL2MSEL1	0562	MSEL31	MSEL30	MSEL29	MSEL28	MSEL27	MSEL26	MSEL25	MSEL24	MSEL23	MSEL22	MSEL21	MSEL20	MSEL19	MSEL18	MSEL17	MSEL16	0000
ADL2MSEL0	0560	MSEL15	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
ADL3MSEL3	0412	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MSEL49	MSEL48	0000
ADL3MSEL2	0410	MSEL47	MSEL46	MSEL45	MSEL44	MSEL43	MSEL42	MSEL41	MSEL40	MSEL39	MSEL38	MSEL37	MSEL36	MSEL35	MSEL34	MSEL33	MSEL32	0000
ADL3MSEL1	040E	MSEL31	MSEL30	MSEL29	MSEL28	MSEL27	MSEL26	MSEL25	MSEL24	MSEL23	MSEL22	MSEL21	MSEL20	MSEL19	MSEL18	MSEL17	MSEL16	0000
ADL3MSEL0	040C	MSEL15	—	—	_	—	—	—	—	—	—	_	—	—	—	—	-	0000

TABLE 4-25: 12-BIT PIPELINE A/D CONVERTER REGISTER MAP (CONTINUED)

TABLE 4-26: DMA REGISTER MAP

IADLL 4	-20.																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMACON	0380	DMAEN	_	_	_	_	—	—	_	_	_	_	_		_	_	PRSSEL	0000
DMABUF	0382								DMA Transfe	er Data Buffe	r							0000
DMAL	0384								DMA High A	ddress Limit								0000
DMAH	0386								DMA Low A	ddress Limit								0000
DMACH0	0388	_	_	_	_	_	NULLW	RELOAD	CHREQ	SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT0	038A	DBUFWF	_	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	—	_	HALFEN	0000
DMASRC0	038C							DM	A Channel 0	Source Add	ress							0000
DMADST0	038E							DMA	Channel 0 D	estination Ac	ldress							0000
DMACNT0	0390							DMA	Channel 0	Transaction C	Count							0001
DMACH1	0392	—	_	_	—	—	NULLW	RELOAD	CHREQ	SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT1	0394	DBUFWF	_	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	—	_	HALFEN	0000
DMASRC1	0396		DMA Channel 1 Source Address DMA Channel 1 Destination Address DMA Channel 1 Transaction Count															0000
DMADST1	0398		DMA Channel 1 Destination Address DMA Channel 1 Transaction Count															0000
DMACNT1	039A		DMA Channel 1 Destination Address DMA Channel 1 Transaction Count															0001
DMACH2	039C	—	NULLW RELOAD CHREQ SAMODE1 SAMODE0 DAMODE1 DAMODE0 TRMODE1 TRMODE0 SIZE CHEN															0000
DMAINT2	039E	DBUFWF																0000
DMASRC2	03A0							DM	A Channel 2	Source Add	ress							0000
DMADST2	03A2							DMA	Channel 2 D	estination Ac	ldress							0000
DMACNT2	03A4						1	DMA	Channel 2	Transaction C	Count	1	1	1				0001
DMACH3	03A6	-		-	—	—	NULLW	RELOAD	CHREQ	SAMODE1	SAMODE0	-	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT3	03A8	DBUFWF	—	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	—	—	HALFEN	0000
DMASRC3	03AA							DM	A Channel 3	Source Add	ress							0000
DMADST3	03AC									estination Ac								0000
DMACNT3	03AE									Transaction C		1					1	0001
DMACH4	03B0	-	_		—	_	NULLW	RELOAD	CHREQ	SAMODE1		DAMODE1		TRMODE1	TRMODE0	SIZE	CHEN	0000
DMAINT4	03B2	DBUFWF	—	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	—	—	HALFEN	0000
DMASRC4	03B4									Source Add								0000
DMADST4	03B6									estination Ac								0000
DMACNT4	03B8			r						Transaction C								0001
DMACH5	03BA	-	_	—	—	—	NULLW	RELOAD	CHREQ	SAMODE1		DAMODE1		-	TRMODE0	SIZE	CHEN	0000
DMAINT5	03BC	DBUFWF	—	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	HIGHIF	LOWIF	DONEIF	HALFIF	OVRUNIF	—	—	HALFEN	0000
DMASRC5	03BE									Source Add								0000
DMADST5	03C0									estination Ac								0000
DMACNT5	03C2							DMA	Channel 5	Transaction (Count							0001

TABLE 4-27: USB OTG REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U10TGIR	0480	—	—	_	—	—	—	_	—	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	-	VBUSVDIF	0000
U10TGIE	0482	_	_	—	_	_	—	_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000
U1OTGSTAT	0484	_	_			_	_	_	_	ID	_	LSTATE	_	SESVD	SESEND		VBUSVD	0000
U10TGCON	0486	—	_			_	—	—	—	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	r	OTGEN	r	VBUSDIS	0000
U1PWRC	0488	_	_			_	_	_	—	UACTPND	—	—	USLPGRD	—	-	USUSPND	USBPWR	00x0
U1IR	048A ⁽¹⁾	—				_	—	—	—	STALLIF	—	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
		_	_	-	-		—	—	—	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF ⁽¹⁾	0000
U1IE	048C ⁽¹⁾	_	_			_	_	_	—	STALLIE	—	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
		—				_	—	—	—	STALLIE	ATTACHIE ⁽¹⁾	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	DETACHIE ⁽¹⁾	0000
U1EIR	048E ⁽¹⁾	—	_	_	_		—	—	—	BTSEF	—	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	0000
		_	_			_	_	_	—	BTSEF	—	DMAEF	BTOEF	DFN8EF	CRC16EF	EOFEF ⁽¹⁾	PIDEF	0000
U1EIE	0490 ⁽¹⁾	—		_	_		—	—	—	BTSEE	—	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE	0000
		—	_	_	_		—	—	—	BTSEE	—	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE ⁽¹⁾	PIDEE	0000
U1STAT	0492	_	_			_	_	_	—	ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI		—	0000
U1CON	0494 ⁽¹⁾	—		_	_		—	—	—		SE0	PKTDIS	—	HOSTEN	RESUME	PPBRST	USBEN	0000
		_	_	_	_	_	—	_	—	JSTATE ⁽¹⁾	SE0	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN ⁽¹⁾	0000
U1ADDR	0496	—	_	_	_	_	—	_	—	LSPDEN ⁽¹⁾			USB Device A	ddress (ADD	R) Register			0000
U1BDTP1	0498	_	—	_	_	—	—	_	—		В	uffer Descriptor	Table Base Ad	dress Regist	er		—	0000
U1FRML	049A	—	_	_	_	_	—	_	—			Fra	ame Count Reg	jister Low By	te			0000
U1FRMH	049C	_	—	_	_	—	—	_	—			Fra	ame Count Reg	ister High By	/te			0000
U1TOK ⁽²⁾	049E	_	—	_	_	—	—	_	—	PID3	PID2	PID1	PID0	EP3	EP2	EP1	EP0	0000
U1SOF ⁽²⁾	04A0	_	—	_	_	—	—	_	—			S	tart-of-Frame C	ount Registe	er			0000
U1CNFG1	04A6	_	—	_	_	—	—	_	—	UTEYE	UOEMON		USBSIDL	_	—	PPB1	PPB0	0000
U1CNFG2	04A8	_	—	_	_	_	—	_	—	—	_	UVCMPSEL	PUVBUS	EXTI2CEN		UVCMPDIS	UTRDIS	0000
U1EP0	04AA	_	—	_		—	—	_	—	LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP1	04AC	_	—	_		—	—	_	—	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP2	04AE	_	—	_	_	_	—	_	—	—	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP3	04B0	_	—	_		—	—	_	—	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP4	04B2	_	—	_		—	—	_	—	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP5	04B4	_	—	—	—	—	—	_	—	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP6	04B6		—	—	—		—	_	—	—	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP7	04B8		—	—	—		—	_	—	—	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP8	04BA	_	_	_	_	_	—	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP9	04BC	_	_	_	_	—	—	_	—	_	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP10	04BE	—	_	—	—	_	_	—	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: — = unimplemented, read as '0', r = reserved. Reset values are shown in hexadecimal.

Note 1: Alternate register or bit definitions when the module is operating in Host mode.

2: This register is available in Host mode only.

TABLE 4-27: USB OTG REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1EP11	04C0	_	—	—	—	_	_	_	—	_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP12	04C2		_	_	_	_	_	_	—		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP13	04C4		_	_					_				EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP14	04C6	_	_	Ι					—				EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP15	04C8		_	_	_	_	_		_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: — = unimplemented, read as '0', r = reserved. Reset values are shown in hexadecimal.

Note 1: Alternate register or bit definitions when the module is operating in Host mode.

2: This register is available in Host mode only.

TABLE 4-28: LCD CONTROLLER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
LCDREG	0580	CPEN	—	—	—	—	—	—	—		—	BIAS2	BIAS1	BIAS0	MODE13	CKSEL1	CKSEL0	0000
LCDREF	0582	LCDIRE	—	LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE	LRLAP1	LRLAP0	LRLBP1	LRLBP0	_	LRLAT2	LRLAT1	LRLAT0	0000
LCDCON	0584	LCDEN	—	LCDSIDL	—	—	—				SLPEN	WERR	CS1	CS0	LMUX2	LMUX1	LMUX0	0000
LCDPS	0586	—	—	—	—	—	—			WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0	0000
LCDSE0	0588	SE15	SE14	SE13	SE12	SE11	SE10	SE09	SE08	SE07	SE06	SE05	SE04	SE03	SE02	SE01	SE00	0000
LCDSE1	058A	SE31 ⁽¹⁾	SE30	SE29 ⁽¹⁾	SE28 ⁽¹¹⁾	SE27	SE26	SE25	SE24	SE23	SE22	SE21	SE20	SE019	SE18	SE17	SE16	0000
LCDSE2	058C	SE47	SE46 ⁽¹⁾	SE45 ⁽¹⁾	SE44 ⁽¹⁾	SE43 ⁽¹⁾	SE42 ⁽¹⁾	SE41 ⁽¹⁾	SE40 ⁽¹⁾	SE39 ⁽¹⁾	SE38 ⁽¹⁾	SE37 ⁽¹⁾	SE36 ⁽¹⁾	SE35 ⁽¹⁾	SE34 ⁽¹⁾	SE33 ⁽¹⁾	SE32 ⁽¹⁾	0000
LCDSE3	058E	—	SE62	SE61 ⁽¹⁾	SE60 ⁽¹⁾	SE59 ⁽¹⁾	SE58 ⁽¹⁾	SE57 ⁽¹⁾	SE56 ⁽¹⁾	SE55 ⁽¹⁾	SE54 ⁽¹⁾	SE53 ⁽¹⁾	SE52 ⁽¹⁾	SE51 ⁽¹⁾	SE50 ⁽¹⁾	SE49 ⁽¹⁾	SE48 ⁽¹⁾	0000
LCDDATA0	0590	S15C0	S14C0	S13C0	S12C0	S11C0	S10C0	S09C0	S08C0	S07C0	S06C0	S05C0	S04C0	S03C0	S02C0	S01C0	S00C0	0000
LCDDATA1	0592	S31C0 ⁽¹⁾	S30C0	S29C0 ⁽¹⁾	S28C0 ⁽¹⁾	S27C0	S26C0	S25C0	S24C0	S23C0	S22C0	S21C0	S20C0	S19C0	S18C0	S17C0	S16C0	0000
LCDDATA2	0594	S47C0	S46C0 ⁽¹⁾	S45C0 ⁽¹⁾	S44C0 ⁽¹⁾	S43C0 ⁽¹⁾	S42C0 ⁽¹⁾	S41C0 ⁽¹⁾	S40C0 ⁽¹⁾	S39C0 ⁽¹⁾	S38C0 ⁽¹⁾	S37C0 ⁽¹⁾	S36C0 ⁽¹⁾	S35C0 ⁽¹⁾	S34C0 ⁽¹⁾	S33C0 ⁽¹⁾	S32C0 ⁽¹⁾	0000
LCDDATA3	0596	—	S62C0	S61C0 ⁽¹⁾	S60C0 ⁽¹⁾	S59C0 ⁽¹⁾	S58C0 ⁽¹⁾	S57C0 ⁽¹⁾	S56C0 ⁽¹⁾	S55C0 ⁽¹⁾	S54C0 ⁽¹⁾	S53C0 ⁽¹⁾	S52C0 ⁽¹⁾	S51C0 ⁽¹⁾	S50C0 ⁽¹⁾	S49C0 ⁽¹⁾	S48C0	0000
LCDDATA4	0598	S15C1	S14C1	S13C1	S12C1	S11C1	S10C1	S09C1	S08C1	S07C1	S06C1	S05C1	S04C1	S03C1	S02C1	S01C1	S00C1	0000
LCDDATA5	059A	S31C1 ⁽¹⁾	S30C1	S29C1 ⁽¹⁾	S28C1 ⁽¹⁾	S27C1	S26C1	S25C1	S24C1	S23C1	S22C1	S21C1	S20C1	S19C1	S18C1	S17C1	S16C1	0000
LCDDATA6	059C	S47C1	S46C1 ⁽¹⁾	S45C1 ⁽¹⁾	S44C1 ⁽¹⁾	S43C1 ⁽¹⁾	S42C1 ⁽¹⁾	S41C1 ⁽¹⁾	S40C1 ⁽¹⁾	S39C1 ⁽¹⁾	S38C1 ⁽¹⁾	S37C1 ⁽¹⁾	S36C1 ⁽¹⁾	S35C1 ⁽¹⁾	S34C1 ⁽¹⁾	S33C1 ⁽¹⁾	S32C1 ⁽¹⁾	0000
LCDDATA7	059E	—	S62C1	S61C1 ⁽¹⁾	S60C1 ⁽¹⁾	S59C1 ⁽¹⁾	S58C1 ⁽¹⁾	S57C1 ⁽¹⁾	S56C1 ⁽¹⁾	S55C1 ⁽¹⁾	S54C1 ⁽¹⁾	S53C1 ⁽¹⁾	S52C1 ⁽¹⁾	S51C1 ⁽¹⁾	S50C1 ⁽¹⁾	S49C1 ⁽¹⁾	S48C1	0000
LCDDATA8	05A0	S15C2	S14C2	S13C2	S12C2	S11C2	S10C2	S09C2	S08C2	S07C2	S06C2	S05C2	S04C2	S03C2	S02C2	S01C2	S00C2	0000
LCDDATA9	05A2	S31C2 ⁽¹⁾	S30C2	S29C2 ⁽¹⁾	S28C2 ⁽¹⁾	S27C2	S26C2	S25C2	S24C2	S23C2	S22C2	S21C2	S20C2	S19C2	S18C2	S17C2	S16C2	0000
LCDDATA10	05A4	S47C2	S46C2 ⁽¹⁾	S45C2 ⁽¹⁾	S44C2 ⁽¹⁾	S43C2 ⁽¹⁾	S42C2 ⁽¹⁾	S41C2 ⁽¹⁾	S40C2 ⁽¹⁾	S39C2 ⁽¹⁾	S38C2 ⁽¹⁾	S37C2 ⁽¹⁾	S36C2 ⁽¹⁾	S35C2 ⁽¹⁾	S34C2 ⁽¹⁾	S33C2 ⁽¹⁾	S32C2 ⁽¹⁾	0000
LCDDATA11	05A6	_	S62C2	S61C2 ⁽¹⁾	S60C2 ⁽¹⁾	S59C2 ⁽¹⁾	S58C2 ⁽¹⁾	S57C2 ⁽¹⁾	S56C2 ⁽¹⁾	S55C2 ⁽¹⁾	S54C2 ⁽¹⁾	S53C2 ⁽¹⁾	S52C2 ⁽¹⁾	S51C2 ⁽¹⁾	S50C2 ⁽¹⁾	S49C2 ⁽¹⁾	S48C2	0000
LCDDATA12	05A8	S15C3	S14C3	S13C3	S12C3	S11C3	S10C3	S09C3	S08C3	S07C3	S06C3	S05C3	S04C3	S03C3	S02C3	S01C3	S00C3	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

All File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets S29C3(1) S28C3(1) LCDDATA13 05AA S31C3(1) S30C3 S27C3 S26C3 S25C3 S24C3 S23C3 S22C3 S21C3 S20C3 S19C3 S18C3 S17C3 S16C3 0000 S46C3(1) S45C3(1) S44C3(1) S43C3(1) S42C3(1) S41C3(1) S40C3(1) S39C3(1) S38C3(1) S37C3(1) S36C3(1) S35C3(1) S34C3(1) S33C3(1) S32C3(1) LCDDATA14 05AC S47C3 0000 S61C3(1) S60C3(1) S59C3(1) S58C3(1) S56C3(1) S55C3(1) S52C3(1) S50C3(1) LCDDATA15 05AE _ S62C3 S57C3(1) S54C3(1) S53C3(1) S51C3(1) S49C3(1) S48C3 0000 CDDATA16 05B0 S15C4 S14C4 S13C4 S12C4 S11C4 S10C4 S09C4 S08C4 S07C4 S06C4 S05C4 S04C4 S03C4 S02C4 S01C4 S00C4 0000 LCDDATA17 05B2 S31C4(1) S30C4 S29C4(1) S28C4(1) S27C4 S26C4 S25C4 S24C4 S23C4 S22C4 S21C4 S20C4 S19C4 S18C4 S17C4 S16C4 0000 S46C4(1) S45C4(1) S44C4(1) S43C4(1) S42C4(1) S41C4(1) S40C4(1) S39C4(1) S38C4(1) S37C4(1) S36C4(1) S35C4(1) S34C4(1) S33C4(1) S32C4(1) S47C4 LCDDATA18 05B4 0000 S61C4(1) S60C4(1) S59C4(1) S58C4(1) S57C4(1) S56C4(1) S55C4(1) S54C4(1) S53C4(1) S52C4(1) S51C4(1) S50C4⁽¹⁾ S49C4(1) LCDDATA19 05B6 S62C4 S48C4 _ 0000 LCDDATA20 S14C5 S13C5 S12C5 S09C5 S08C5 S05C5 S04C5 S02C5 05B8 S15C5 S11C5 S10C5 S07C5 S06C5 S03C5 S01C5 S00C5 0000 S29C5(1) S28C5(1) LCDDATA21 05BA S31C5(1) S30C5 S27C5 S26C5 S25C5 S24C5 S23C5 S22C5 S21C5 S20C5 S19C5 S18C5 S17C5 S16C5 0000 LCDDATA22 05BC S47C5 S46C5(1) S45C5(1) S44C5(1) S43C5(1) S42C5(1) S41C5(1) S40C5(1) S39C5(1) S38C5(1) S37C5(1) S36C5(1) S35C5(1) S34C5(1) S33C5(1) S32C5(1) 0000 LCDDATA23 05BE S62C5 S61C5(1) S60C5(1) S59C5(1) S58C5(1) S57C5(1 S56C5(1) S55C5(1) S54C5⁽¹⁾ S53C5(1) S52C5(1) S51C5(1) S50C5(1) S49C5(1) S48C5 0000 _ S13C6 CDDATA24 S15C6 S14C6 S12C6 S11C6 S10C6 S08C6 S06C6 S05C6 S04C6 S03C6 S02C6 05C0 S09C6 S07C6 S01C6 S00C6 0000 S28C6(1) LCDDATA25 05C2 S31C6⁽¹⁾ S30C6 S29C6⁽¹⁾ S27C6 S26C6 S25C6 S24C6 S23C6 S22C6 S21C6 S20C6 S19C6 S18C6 S17C6 S16C6 0000 S46C6(1) S45C6(1) S44C6(1) S43C6(1) S42C6(1) S41C6(1 S40C6(1) S39C6(1) S38C6(1 S37C6(1) S36C6(1) S35C6(1) S34C6(1) S33C6(1) LCDDATA26 05C4 S47C6 S32C6⁽¹⁾ 0000 LCDDATA27 05C6 S62C6 S61C6(1) S60C6(1) S59C6(1) S58C6⁽¹⁾ S57C6(1 S56C6(1) S55C6(1) S54C6⁽¹⁾ S53C6(1) S52C6⁽¹⁾ S51C6⁽¹⁾ S50C6(1) S49C6(1) _ S48C6 0000 05C8 S08C7 S05C7 LCDDATA28 S15C7 S14C7 S13C7 S12C7 S11C7 S10C7 S09C7 S07C7 S06C7 S04C7 S03C7 S02C7 S01C7 S00C7 0000 LCDDATA29 05CA S31C7(1) S30C7 S29C7(1) S28C7(1) S27C7 S26C7 S25C7 S24C7 S23C7 S21C7 S18C7 S17C7 S22C7 S20C7 S19C7 S16C7 0000 S46C7(1) S45C7(1) S44C7(1) S43C7(1) S42C7(1) S40C7(1) S39C7(1) S34C7(1) S33C7(1 LCDDATA30 05CC S47C7 S41C7(1 S38C7(1 S37C7(1) S36C7(1) S35C7(1) S32C7(1 0000 S61C7(1) S60C7(1) S59C7(1) S58C7(1) S57C7(1) S56C7(1) S55C7(1) S54C7(1) S53C7(1) S52C7(1) S51C7(1) S50C7(1) S49C7(1) LCDDATA31 05CE _ S62C7 S48C7 0000

TABLE 4-28: LCD CONTROLLER REGISTER MAP (CONTINUED)

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

0

TABLE 4-29:	PARALLEL MASTER/SLAVE PORT REGISTER MAP
-------------	---

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON1	0600	PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	—	MODE1	MODE0	CSF1	CSF0	ALP	ALMODE	—	BUSKEEP	IRQM1	IRQM0	0000
PMCON2	0602	BUSY	_	ERROR	TIMEOUT	_	_	_	_	RADDR23	RADDR22	RADDR21	RADDR20	RADDR19	RADDR18	RADDR17	RADDR16	0000
PMCON3	0604	PTWREN	PTRDEN	PTBE1EN	PTBE0EN	_	AWAITM1	AWAITM0	AWAITE	_	PTEN22	PTEN21	PTEN20	PTEN19	PTEN18	PTEN17	PTEN16	0000
PMCON4	0606	PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000
PMCS1CF	0608	CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	ACKP	PTSZ1	PTSZ0	_	_	_	_	_	0000
PMCS1BS	060A	BASE23	BASE22	BASE21	BASE20	BASE19	BASE18	BASE17	BASE16	BASE15	_	_	_	_	_	_	_	0200
PMCS1MD	060C	ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	_	_	_	DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0	0000
PMCS2CF	060E	CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	ACKP	PTSZ1	PTSZ0	_	_	_	_	_	0000
PMCS2BS	0610	BASE23	BASE22	BASE21	BASE20	BASE19	BASE18	BASE17	BASE16	BASE15	_	_	_	_	_	_	_	0600
PMCS2MD	0612	ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	_	_	_	DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0	0000
PMDOUT1	0614			C	Data Out Reg	gister 1<15:8	}>					C	ata Out Re	gister 1<7:0	>			xxxx
PMDOUT2	0616			C	Data Out Reg	gister 2<15:8	}>					C	ata Out Re	gister 2<7:0	>			xxxx
PMDIN1	0618				Data In Regi	ster 1<15:8	>						Data In Reg	ister 1<7:0>				xxxx
PMDIN2	061A				Data In Regi	ster 2<15:8	>						Data In Reg	ister 2<7:0>				xxxx
PMSTAT	061C	IBF	IBOV	—	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	008F

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: REAL-TIME CLOCK AND CALENDAR (RTCC) REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm Va	alue Register	Window Bas	ed on ALR	MPTR<1:0	>						xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC \	/alue Registe	r Window Ba	sed on RT	CPTR<1:0>							xxxx
RCFGCAL	0626	RTCEN	—	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	Note 1
RTCPWC	0628	PWCEN	PWCPOL	PWCPRE	PWSPRE	RTCLK1	RTCLK0	RTCOUT1	RTCOUT0	_	_	_	_	_	_	_	_	Note 1

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The status of the RCFGCAL and RTCPWR registers on POR is '0000', and on other Resets, it is unchanged

TABLE 4-31: DATA SIGNAL MODULATOR (DSM) REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
MDCON	062A	MDEN	_	MDSIDL	_	_	_	_	_	—	MDOE	MDSLR	MDOPOL	-	_	_	MDBIT	0020
MDSRC	062C	—	_	_	_	—	—	—	_	SODIS	_	_	—	MS3	MS2	MS1	MS0	000x
MDCAR	062E	CHODIS	CHPOL	CHSYNC	_	CH3	CH2	CH1	CH0	CLODIS	CLPOL	CLSYNC	_	CL3	CL2	CL1	CL0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS30009312B-page 69

	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
(CMSTAT	0630	CMIDL		_		—	C3EVT	C2EVT	C1EVT		_	_	_	_	C3OUT	C2OUT	C1OUT	0000
(VRCON	0632			_		—	CVREFP	CVREFM1	CVREFM0	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	0000
(CM1CON	0634	CON	COE	CPOL		—	—	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	—	CCH1	CCH0	0000
(CM2CON	0636	CON	COE	CPOL		—	—	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	—	CCH1	CCH0	0000
(CM3CON	0638	CON	COE	CPOL		—	—	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-33: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON1	0640	CRCEN	_	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN		—		0040
CRCCON2	0642	—			DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0	_	_	_	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0	0000
CRCXORL	0644	X15	X14	X13	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1		0000
CRCXORH	0646	X31	X30	X29	X28	X27	X26	X25	X24	X23	X22	X21	X20	X19	X18	X17	X16	0000
CRCDATL	0648							CRC	Data Input	Register Lo	w							0000
CRCDATH	064A							CRC	Data Input	Register Hi	igh							0000
CRCWDATL	064C							CF	RC Result R	egister Low	1							0000
CRCWDATH	064E							CF	RC Result R	egister Higl	า							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-34: BAND GAP BUFFER INTERFACE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
BUFCON0	0670	BUFEN		BUFSIDL	BUFSLP	_		_	_		BUFSTBY			—		BUFREF1	BUFREF0	0000
BUFCON1	0672	BUFEN	_	BUFSIDL	BUFSLP	_	—	—		BUFOE	BUFSTBY	_	_	_	—	BUFREF1	BUFREF0	0000
BUFCON2	0674	BUFEN		BUFSIDL	BUFSLP	—		_	_	BUFOE	BUFSTBY	_		—	-	BUFREF1	BUFREF0	0000

TABLE 4-35: PERIPHERAL PIN SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	_	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	_	—	_			—	—	—	003F
RPINR1	0682	_	_	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0	_	_	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	3F00
RPINR2	0684	_	_	_	_	_	_	_	—	_	_	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0	3F3F
RPINR7	068E	_	_	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	_	_	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	3F3F
RPINR8	0690	_	_	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	_	_	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	3F3F
RPINR9	0692	_	_	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0	_	_	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	3F3F
RPINR10	0694	_	_	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0	_	_	IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0	003F
RPINR11	0696	_	_	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	_	_	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	3F3F
RPINR15	06A2	_		IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0		_	_	_	_	_	_	_	3F00
RPINR17	06A2	_	_	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0	_	_	_	_	_	_	_	_	3F00
RPINR18	06A4	_	-	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	_	_	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	3F3F
RPINR19	06A6	_	-	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	_	_	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	3F3F
RPINR20	06A8	_	_	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	_	_	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	3F3F
RPINR21	06AA	_	_	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0	_	_	SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	3F3F
RPINR22	06AC	_	_	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	_	_	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	3F3F
RPINR23	06AE	_		TMRCKR5	TMRCKR4	TMRCKR3	TMRCKR2	TMRCKR1	TMRCKR0		_	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	003F
RPINR27	06B6	_		U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0		_	U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0	3F3F
RPINR30	06BC	_		_		_	_	_			_	MDMIR5	MDMIR4	MDMIR3	MDMIR2	MDMIR1	MDMIR0	003F
RPINR31	06BE	_	_	MDC2R5	MDC2R4	MDC2R3	MDC2R2	MDC2R1	MDC2R0	_		MDC1R5	MDC1R4	MDC1R3	MDC1R2	MDC1R1	MDC1R0	3F3F

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	_	—	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0	0000
RPOR1	06C2	—	_	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0	_	_	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
RPOR2	06C4	—	_	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾	_	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
RPOR3	06C6	_	_	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0		_	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0	0000
RPOR4	06C8	_	_	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0		_	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
RPOR5	06CA	_	_	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0		_	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0	0000
RPOR6	06CC	_	_	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0		_	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0	0000
RPOR7	06CE	_	_	RP15R5 ⁽¹⁾	RP15R4 ⁽¹⁾	RP15R3 ⁽¹⁾	RP15R2 ⁽¹⁾	RP15R1 ⁽¹⁾	RP15R0 ⁽¹⁾		_	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
RPOR8	06D0	_	_	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0		_	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0	0000
RPOR9	06D2	_	_	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0		_	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0	0000
RPOR10	06D4	_	_	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0		_	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0	0000
RPOR11	06D6	_	_	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0		_	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0	0000
RPOR12	06D8	_	_	RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0		_	RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0	0000
RPOR13	06DA	_	_	RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0		_	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0	0000
RPOR14	06DC	_		RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0	_		RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0	0000
RPOR15	06DE	_	_	RP31R5 ⁽¹⁾	RP31R4 ⁽¹⁾	RP31R3 ⁽¹⁾	RP31R2 ⁽¹⁾	RP31R1 ⁽¹⁾	RP31R0 ⁽¹⁾		_	RP30R5	RP30R4	RP30R3	RP30R2	RP30R1	RP30R0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.

TABLE 4-36: SYSTEM CONTROL (CLOCK AND RESET) REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	RETEN	_	DPSLP	CM	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	POSCEN	SOSCEN	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	CPDIV1	CPDIV0	PLLEN	_	_	_	_	_	3100
OSCTUN	0748	STEN		STSIDL	STSRC	STLOCK	STLPOL	STOR	STORPOL	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	074E	ROEN		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	_	_	_	_	_	0000
HLVDCON	0756	HLVDEN		LSIDL	_	_	_	_	_	VDIR	BGVST	IRVST	_	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0000
RCON2	0762	_	_	_	_	_	_	_	_	_	_	_	r	VDDBOR	VDDPOR	VBPOR	VBAT	Note 1

Legend: — = unimplemented, read as '0'; r = reserved. Reset values are shown in hexadecimal.

Note 1: The Reset value of the RCON register is dependent on the type of Reset event. See Section 7.0 "Resets" for more information.

2: The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 9.0 "Oscillator Configuration" for more information.

TABLE 4-37: DEEP SLEEP REGISTER MAP

Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
_	_	_	_	_	_	_	_	_	—	_	r	DSBOR	RELEASE	0000 (1)
_	_	—	_		DSINT0	DSFLT	Ι	_	DSWDT	DSRTCC	DSMCLR		_	0000 (1)
				Dee	p Sleep Se	maphore D	ata 0							0000 (1)
				Dee	p Sleep Se	maphore D	ata 1							0000 (1)
	_ _	<u> </u>	<u> </u>			— — — — — — — — — — — — — DSINT0 Deep Sleep Set Dep Sleep Set	- - - - - - - - - - - - - - - DSINT0 DSFLT Deep Sleep Semaphore Da Deep Sleep Semaphore Da	- - - - - - - - - - - - - - - - - DSINT0 DSFLT - Deep Sleep Semaphore Data 0 Deep Sleep Semaphore Data 1 - - - -	- - - - - - - - - - - DSINT0 DSFLT - - - - - - Deep Sleep Semaphore Data 0 - Deep Sleep Semaphore Data 1	- - - - - - - - - - - - - - - - - - DSINT0 DSFLT - - Deep Sleep Semaphore Data 0 Deep Sleep Semaphore Data 1	- - - - - - - - - - - - - - - - - - - - DSINT0 DSFLT - - DSWDT DSRTCC	Image: Constraint of the second se	Image: Constraint of the second se	Image: Constraint of the second se

Legend: — = unimplemented, read as '0'; r = reserved. Reset values are shown in hexadecimal.

Note 1: These registers are only reset on a VDD POR event.

TABLE 4-38: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_	_	—	_	-	_	ERASE	_	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	—		_			_	_		NVMKEY Register<7:0>						0000		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The Reset value shown is for POR only. The value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-39: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	_	_	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	_	ADC1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	-	TXMMD	CMPMD	RTCCMD	PMPMD	CRCMD	DAC1MD			U3MD	_	I2C2MD		0000
PMD4	0776	—	_	_			_			—	UPWMMD	U4MD	_	REFOMD	CTMUMD	HLVDMD	USB1MD	0000
PMD5	0778	—	_	_			_		IC9MD	—	—		_		_		OC9MD	0000
PMD6	077A	_	_	_	-		_	_	_	—	LCDMD	AMP1MD	DAC2MD	AMP2MD	SDA1MD	-		0000
PMD7	077C	—	_	_			_			—	—	DMA1MD	DMA0MD		_			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.2.5 EXTENDED DATA SPACE (EDS)

The Extended Data Space (EDS) allows PIC24F devices to address a much larger range of data than would otherwise be possible with a 16-bit address range. EDS includes any additional internal data memory not directly accessible by the lower 32-Kbyte data address space and any external memory through the Enhanced Parallel Master Port (EPMP).

In addition, EDS also allows read access to the program memory space. This feature is called Program Space Visibility (PSV) and is discussed in detail in Section 4.3.3 "Reading Data from Program Memory Using EDS".

Figure 4-4 displays the entire EDS space. The EDS is organized as pages, called EDS pages, with one page equal to the size of the EDS window (32 Kbytes). A particular EDS page is selected through the Data Space Read register (DSRPAG) or Data Space Write register (DSWPAG). For PSV, only the DSRPAG register is used. The combination of the DSRPAG register value and the 16-bit wide data address forms a 24-bit Effective Address (EA). The data addressing range of PIC24FJ128GC010 family devices depends on the version of the Enhanced Parallel Master Port (EPMP) implemented on a particular device; this is, in turn, is a function of the device pin count. Table 4-40 lists the total memory accessible by each of the devices in this family. For more details on accessing external memory using EPMP, refer to the *"PIC24F Family Reference Manual"*, Section 42. "Enhanced Parallel Master Port (EPMP)" (DS39730).

TABLE 4-40: TOTAL ACCESSIBLE DATA MEMORY

Family	Internal RAM	External RAM Access Using EPMP
PIC24FJXXXGC010	8K	Up to 16 Mbytes
PIC24FJXXXGC006	8K	Up to 64K

Note: Accessing Page 0 in the EDS window will generate an address error trap as Page 0 is the base data memory (data locations, 0800h to 7FFFh, in the lower Data Space).




FIGURE 4-4: EXTENDED DATA SPACE

4.2.5.1 Data Read from EDS

In order to read the data from the EDS space, first, an Address Pointer is set up by loading the required EDS page number into the DSRPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, the EDS window is enabled by setting bit 15 of the working register, assigned with the offset address; then, the contents of the pointed EDS location can be read.

Figure 4-5 illustrates how the EDS space address is generated for read operations.

When the Most Significant bit (MSb) of EA is '1' and DSRPAG<9> = 0, the lower 9 bits of DSRPAG are concatenated to the lower 15 bits of the EA to form a 24-bit EDS space address for read operations. Example 4-1 shows how to read a byte, word and double-word from EDS.

Note: All read operations from EDS space have an overhead of one instruction cycle. Therefore, a minimum of two instruction cycles is required to complete an EDS read. EDS reads under the REPEAT instruction; the first two accesses take three cycles and the subsequent accesses take one cycle.




FIGURE 4-5: EDS ADDRESS GENERATION FOR READ OPERATIONS

EXAMPLE 4-1: EDS READ CODE IN ASSEMBLY

; Set the EDS page from where the data to be read #0x0002, w0 mov w0, DSRPAG ;page 2 is selected for read mov #0x0800, w1 ;select the location (0x800) to be read mov w1, #15 bset ;set the MSB of the base address, enable EDS mode ;Read a byte from the selected location mov.b [w1++], w2 ;read Low byte [w1++], w3 ;read High byte mov.b ;Read a word from the selected location [w1], w2 mov ; ;Read Double - word from the selected location mov.d [w1], w2 ;two word read, stored in w2 and w3

4.2.5.2 Data Write into EDS

In order to write data to EDS space, such as in EDS reads, an Address Pointer is set up by loading the required EDS page number into the DSWPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, then the EDS window is enabled by setting bit 15 of the working register, assigned with the offset address, and the accessed location can be written.

Figure 4-6 illustrates how the EDS space address is generated for write operations.


When the MSb of EA is '1', the lower 9 bits of DSWPAG are concatenated to the lower 15 bits of EA to form a 24-bit EDS address for write operations. Example 4-2 shows how to write a byte, word and double-word to EDS.

The Page registers (DSRPAG/DSWPAG) do not update automatically while crossing a page boundary when the rollover happens from 0xFFFF to 0x8000.

While developing code in assembly, care must be taken to update the Page registers when an Address Pointer crosses the page boundary. The 'C' compiler keeps track of the addressing, and increments or decrements the Page registers accordingly, while accessing contiguous data memory locations.

- **Note 1:** All write operations to EDS are executed in a single cycle.
 - 2: Use of Read/Modify/Write operation on any EDS location under a REPEAT instruction is not supported. For example, BCLR, BSW, BTG, RLC f, RLNC f, RRC f, RRNC f, ADD f, SUB f, SUBR f, AND f, IOR f, XOR f, ASR f, ASL f.
 - **3:** Use the DSRPAG register while performing Read/Modify/Write operations.





EXAMPLE 4-2: EDS WRITE CODE IN ASSEMBLY

```
; Set the EDS page where the data to be written
           #0x0002, w0
   mov
          w0, DSWPAG
                         ;page 2 is selected for write
   mov
           #0x0800, w1
                         ;select the location (0x800) to be written
   mov
          w1, #15
                         ;set the MSB of the base address, enable EDS mode
   bset
;Write a byte to the selected location
        #0x00A5, w2
   mov
          #0x003C, w3
   mov
   mov.b w2, [w1++]
                         ;write Low byte
   mov.b w3, [w1++]
                         ;write High byte
;Write a word to the selected location
          #0x1234, w2
   mov
                         ;
          w2, [w1]
   mov
                          ;
;Write a Double - word to the selected location
          #0x1122, w2
   mov
   mov
           #0x4455, w3
   mov.d w2, [w1]
                          ;2 EDS writes
```

DSRPAG (Data Space Read Register)	DSWPAG (Data Space Write Register)	Source/Destination Address While Indirect Addressing	24-Bit EA Pointing to EDS	Comment
X ⁽¹⁾	X ⁽¹⁾	0000h to 1FFFh	000000h to 001FFFh	Near Data Space ⁽²⁾
		2000h to 7FFFh	002000h to 007FFFh	
001h	001h		008000h to 00FFFEh	
002h	002h		010000h to 017FFEh	
003h	003h		018000h to	
•	•		0187FEh	EPMP Memory Space
•	•	8000h to FFFFh	•	EFINE MEMORY Space
•	•		•	
•	•		•	
•	•		•	
1FFh	1FFh		FF8000h to FFFFFEh	
000h	000h]	Invalid Address	Address Error Trap ⁽³⁾

TABLE 4-41: EDS MEMORY ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

Note 1: If the source/destination address is below 8000h, the DSRPAG and DSWPAG registers are not considered.

- 2: This Data Space can also be accessed by Direct Addressing.
- **3:** When the source/destination address is above 8000h and DSRPAG/DSWPAG are '0', an address error trap will occur.

4.2.6 SOFTWARE STACK

Apart from its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer (SSP). The pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-7. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address, 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-7: CALL STACK FRAME



4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide Data Space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. It can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the MSBs of TBLPAG are used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 10-bit Extended Data Space Read register (DSRPAG) is used to define a 16K word page in the program space. When the Most Significant bit (MSb) of the EA is '1', and the MSb (bit 9) of DSRPAG is '1', the lower 8 bits of DSRPAG are concatenated with the lower 15 bits of the EA to form a 23-bit program space address. The DSRPAG<8> bit decides whether the lower word (when the bit is '0') or the higher word (when the bit is '1') of program memory is mapped. Unlike table operations, this strictly limits remapping operations to the user memory area.


Table 4-42 and Figure 4-8 show how the program EA is created for table operations, and remapping accesses from the data EA. Here, P<23:0> refer to a program space word, whereas D<15:0> refer to a Data Space word.

	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<14:1>	<0>					
Instruction Access	User	0	PC<22:1>							
(Code Execution)		0xx xxxx xxxx xxxx xxx0								
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>						
(Byte/Word Read/Write)		0:	xxx xxxx	xxxx xxxx xxxx xxxx						
	Configuration	TB	LPAG<7:0>	Data EA<15:0>						
		1:	xxx xxxx	XXXX XXXX XXXX XXXX						
Program Space Visibility	User	0 DSRPAG<7:		2:0> ⁽²⁾ Data EA<14		:0> (1)				
(Block Remap/Read)		0	XXXX XXX	xx	x xxxx					

TABLE 4-42: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is DSRPAG<0>.

2: DSRPAG<9> is always '1' in this case. DSRPAG<8> decides whether the lower word or higher word of program memory is read. When DSRPAG<8> is '0', the lower word is read and when it is '1', the higher word is read.



4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are described in Section 6.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only table read operations will execute in the configuration memory space where Device IDs are located. Table write operations are not allowed.




FIGURE 4-9: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.3.3 READING DATA FROM PROGRAM MEMORY USING EDS

The upper 32 Kbytes of Data Space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the Data Space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the Data Space occurs when the MSb of EA is '1' and the DSRPAG<9> is also '1'. The lower 8 bits of DSRPAG are concatenated to the Wn<14:0> bits to form a 23-bit EA to access program memory. The DSRPAG<8> decides which word should be addressed; when the bit is '0', the lower word and when '1', the upper word of the program memory is accessed.

The entire program memory is divided into 512 EDS pages, from 200h to 3FFh, each consisting of 16K words of data. Pages, 200h to 2FFh, correspond to the lower words of the program memory, while 300h to 3FFh correspond to the upper words of the program memory.

Using this EDS technique, the entire program memory can be accessed. Previously, the access to the upper word of the program memory was not supported.

Table 4-43 provides the corresponding 23-bit EDS address for program memory with EDS page and source addresses.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

DSRPAG (Data Space Read Register)	Source Address While Indirect Addressing	23-Bit EA Pointing to EDS	Comment
200h		000000h to 007FFEh	Lower words of 4M program
•		•	instructions; (8 Mbytes) for
•		•	read operations only.
•		•	
2FFh		7F8000h to 7FFFFEh	
300h	8000h to FFFFh	000001h to 007FFFh	Upper words of 4M program
•		•	instructions (4 Mbytes remaining,
•		٠	4 Mbytes are phantom bytes); for
•		•	read operations only.
3FFh		7F8001h to 7FFFFFh	
000h		Invalid Address	Address error trap ⁽¹⁾

TABLE 4-43: EDS PROGRAM ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

Note 1: When the source/destination address is above 8000h and DSRPAG/DSWPAG are '0', an address error trap will occur.

EXAMPLE 4-3: EDS READ CODE FROM PROGRAM MEMORY IN ASSEMBLY

; Set the	EDS page from where the dat	a to be read
mov	#0x0202, w0	
mov	w0, DSRPAG	;page 0x202, consisting lower words, is selected for read
mov	#0x000A, w1	;select the location (0x0A) to be read
bset	w1, #15	;set the MSB of the base address, enable EDS mode
;Read a by	te from the selected locati	on
mov.b	[w1++], w2	;read Low byte
mov.b	[w1++], w3	;read High byte
;Read a wo	rd from the selected locati	on
mov	[w1], w2	i
;Read Doub	le - word from the selected	location
mov.d	[w1], w2	;two word read, stored in w2 and w3





FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS UPPER WORD



5.0 DIRECT MEMORY ACCESS CONTROLLER (DMA)

Note:	This data sheet summarizes the features of the PIC24FJ128GC010 family of devices.
	It is not intended to be a comprehensive
	reference source. To complement the
	information in this data sheet, refer to the
	"PIC24F Family Reference Manual",
	"Direct Memory Access Controller
	(DMA)" (DS39742). The information in this
	data sheet supersedes the information in the FRM.

The Direct Memory Access (DMA) controller is designed to service high data throughput peripherals operating on the SFR bus, allowing them to access data memory directly and alleviating the need for CPU intensive management. By allowing these data intensive peripherals to share their own data path, the main data bus is also deloaded, resulting in additional power savings.


The DMA controller functions both as a peripheral and a direct extension of the CPU. It is located on the microcontroller data bus, between the CPU and DMA controller-enabled peripherals, with direct access to SRAM. This partitions the SFR bus into two buses, allowing the DMA controller access to the DMA capable peripherals located on the new DMA SFR bus. The controller serves as a master device on the DMA SFR bus, controlling data flow from DMA capable peripherals. The controller also monitors CPU instruction processing directly, allowing it to be aware of when the CPU requires access to peripherals on the DMA bus, and automatically relinquishing control to the CPU as needed. This increases the effective bandwidth for handling data without DMA operations, causing a processor Stall. This makes the controller essentially transparent to the user.

The DMA controller includes these features:

- Six multiple independent and independently programmable channels
- Concurrent operation with the CPU (no DMA caused Wait states)
- DMA bus arbitration
- Five Programmable Address modes
- · Four Programmable Transfer modes
- Four Flexible Internal Data Transfer modes
- · Byte or word support for data transfer
- 16-Bit Source and Destination Address register for each channel, dynamically updated and reloadable
- 16-Bit Transaction Count register, dynamically updated and reloadable
- · Upper and Lower Address Limit registers
- · Counter half-full level interrupt
- · Software triggered transfer
- · Null Write mode for symmetric buffer operations

A simplified block diagram of the DMA controller is shown if Figure 5-1.

FIGURE 5-1: DMA CONTROLLER FUNCTIONAL BLOCK DIAGRAM



5.1 Summary of DMA Operations

The DMA controller is capable of moving data between addresses according to a number of different parameters. Each of these parameters can be independently configured for any transaction. In addition, any or all of the DMA channels can independently perform a different transaction at the same time. Transactions are classified by these parameters:

- Source and destination (SFRs and data RAM)
- · Data size (byte or word)
- Trigger source
- Transfer mode (One-Shot, Repeated or Continuous)
- Addressing modes (Fixed Address or Address Blocks, with or without Address Increment/ Decrement)

In addition, the DMA controller provides channel priority arbitration for all channels.

5.1.1 SOURCE AND DESTINATION

Using the DMA controller, data may be moved between any two addresses in the Data Space. The SFR space (0000h to 07FFh) or the data RAM space (0800h to FFFFh) can serve as either the source or the destination. Data can be moved between these areas in either direction, or between addresses in either area. The four different combinations are shown in Figure 5-2.

If it is necessary to protect areas of data RAM, the DMA controller allows the user to set upper and lower address boundaries for operations in the Data Space above the SFR space. The boundaries are set by the DMAH and DMAL Limit registers. If a DMA channel attempts an operation outside of the address boundaries, the transaction is terminated and an interrupt is generated.

5.1.2 DATA SIZE

The DMA controller can handle both 8-bit and 16-bit transactions. Size is user-selectable using the SIZE bit (DMACHn<1>). By default, each channel is configured for word-size transactions. When byte-size transactions are chosen, the LSb of the source and/or destination address determines if the data represents the upper or lower byte of the data RAM location.

5.1.3 TRIGGER SOURCE

The DMA controller can use 63 of the device's interrupt sources to initiate a transaction. The DMA trigger sources occur in reverse order of their natural interrupt priority and are shown in Table 5-1.

These sources cannot be used as DMA triggers:

- Input Capture 8 and 9
- Output Compare 7, 8 and 9
- USB

Since the source and destination addresses for any transaction can be programmed independently of the trigger source, the DMA controller can use any trigger to perform an operation on any peripheral. This also allows DMA channels to be cascaded to perform more complex transfer operations.

5.1.4 TRANSFER MODE

The DMA controller supports four types of data transfers, based on the volume of data to be moved for each trigger.

- One-Shot: A single transaction occurs for each trigger.
- Continuous: A series of back-to-back transactions occur for each trigger. The number of transactions is determined by the DMACNTn Transaction Counter register.
- Repeated One-Shot: A single transaction is performed repeatedly, once per trigger, until the DMA channel is disabled.
- Repeated Continuous: A series of transactions are performed repeatedly, one cycle per trigger, until the DMA channel is disabled.

All transfer modes allow the option to have the source and destination addresses, and counter value automatically reloaded after the completion of a transaction. Repeated mode transfers do this automatically.

5.1.5 ADDRESSING MODES


The DMA controller also supports transfers between single addresses or address ranges. The four basic options are:

- · Fixed-to-Fixed: Between two constant addresses
- Fixed-to-Block: From a constant source address to a range of destination addresses
- Block-to-Fixed: From a range of source addresses to a single, constant destination address
- Block-to-Block: From a range to source addresses to a range of destination addresses

The option to select auto-increment or auto-decrement of source and/or destination addresses is available for Block Addressing modes.

In addition to the four basic modes, the DMA controller also supports Peripheral Indirect Addressing (PIA) mode, where the source or destination address is generated jointly by the DMA controller and a PIA capable peripheral. When enabled, the DMA channel provides a base source and/or destination address, while the peripheral provides a fixed range, offset address.

For PIC24FJ128GC010 family devices, the 12-bit A/D Converter module is the only PIA capable peripheral. Details for its use in PIA mode are provided in Section 26.0 "12-Bit High-Speed, Pipeline A/D Converter".



5.1.6 CHANNEL PRIORITY

Each DMA channel functions independently of the others, but also competes with the others for access to the data and DMA buses. When access collisions occur, the DMA controller arbitrates between the channels using a user-selectable priority scheme. Two schemes are available:

- Round Robin: When two or more channels collide, the lower numbered channel receives priority on the first collision. On subsequent collisions, the higher numbered channels each receive priority based on their channel number.
- Fixed: When two or more channels collide, the lowest numbered channel always receives priority, regardless of past history.

5.2 Typical Setup

To set up a DMA channel for a basic data transfer:

- Enable the DMA controller (DMAEN = 1) and select an appropriate channel priority scheme by setting or clearing PRSSEL.
- 2. Program DMAH and DMAL with appropriate upper and lower address boundaries for data RAM operations.
- 3. Select the DMA channel to be used and disable its operation (CHEN = 0).
- Program the appropriate source and destination addresses for the transaction into the channel's DMASRCn and DMADSTn registers. For PIA Mode Addressing, use the base address value.
- 5. Program the DMACNTn register for the number of triggers per transfer (One-Shot or Continuous modes) or the number of words (bytes) to be transferred (Repeated modes).
- 6. Set or clear the SIZE bit to select the data size.
- 7. Program the TRMODEx bits to select the Data Transfer mode.
- 8. Program the SAMODEx and DAMODEx bits to select the addressing mode.
- 9. Enable the DMA channel by setting CHEN.
- 10. Enable the trigger source interrupt.

5.3 Peripheral Module Disable

Unlike other peripheral modules, the channels of the DMA controller cannot be individually powered down using the Peripheral Module Disable (PMD) registers. Instead, the channels are controlled as two groups. The DMA0MD bit (PMD7<4>) selectively controls DMACH0 through DMACH3. The DMA1MD bit (PMD7<5>) controls DMACH4 and DMACH5. Setting both bits effectively disables the DMA controller.

5.4 Registers

The DMA controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

There are always four module level registers (one control and three buffer/address):

- DMACON: DMA Control Register (Register 5-1)
- DMAH and DMAL: DMA High and Low Address Limit Registers
- DMABUF: DMA Data Buffer Register

Each of the DMA channels implements five registers (two control and three buffer/address):

- DMACHn: DMA Channel n Control Register (Register 5-2)
- DMAINTn: DMA Channel n Interrupt Control Register (Register 5-3)
- DMASRCn: DMA Data Source Address Pointer for Channel n Register
- DMADSTn: DMA Data Destination Source for Channel n Register
- DMACNTn: DMA Transaction Counter for Channel n Register

For PIC24FJ128GC010 family devices, there are a total of 34 DMA registers.

REGISTER 5-1: DMACON: DMA ENGINE CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
DMAEN	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
_	—	—	—	—	—	—	PRSSEL		
bit 7		· · · · · · · · · · · · · · · · · · ·				•	bit 0		
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					

bit 15 DMAEN: DMA Module Enable bit

1 = Enables module

0 = Disables module and terminates all active DMA operation(s)

bit 14-1 Unimplemented: Read as '0'

bit 0 PRSSEL: Channel Priority Scheme Selection bit

1 = Round robin scheme

0 = Fixed priority scheme

REGISTER 5-2: DMACHn: DMA CHANNEL n CONTROL REGISTER

U-0	U-0	U-0	r-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—	r	—	NULLW	RELOAD ⁽¹⁾	CHREQ ⁽³⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-13	Unimplemen	ted: Read as 'd)'				

bit 15-13	Unimplemented: Read as '0'
bit 12	Reserved: Maintain as '0'
bit 11	Unimplemented: Read as '0'
bit 10	NULLW: Null Write Mode bit
	 1 = A dummy write is initiated to DMASRCn for every write to DMADSTn 0 = No dummy write is initiated
bit 9	RELOAD: Address and Count Reload bit ⁽¹⁾
	 1 = DMASRCn, DMADSTn and DMACNTn registers are reloaded to their previous values upon the start of the next operation
	0 = DMASRCn, DMADSTn and DMACNTn are not reloaded on the start of the next operation ⁽²⁾
bit 8	CHREQ: DMA Channel Software Request bit ⁽³⁾
	 1 = A DMA request is initiated by software; automatically cleared upon completion of a DMA transfer 0 = No DMA request is pending
bit 7-6	SAMODE<1:0>: Source Address Mode Selection bits
	 11 = Reserved 10 = DMASRCn is decremented based on the SIZE bit after a transfer completion 01 = DMASRCn is incremented based on the SIZE bit after a transfer completion
	00 = DMASRCn remains unchanged after a transfer completion
bit 5-4	DAMODE<1:0>: Destination Address Mode Selection bits
	11 = Reserved10 = DMADSTn is decremented based on the SIZE bit after a transfer completion
	01 = DMADSTn is incremented based on the SIZE bit after a transfer completion
	00 = DMADSTn remains unchanged after a transfer completion
bit 3-2	TRMODE<1:0>: Transfer Mode Selection bits
	11 = Repeated Continuous
	10 = Continuous 01 = Repeated One-Shot
	00 = One-Shot
bit 1	SIZE: Data Size Selection bit
	1 = Byte (8-bit)
	0 = Word (16-bit)
bit 0	CHEN: DMA Channel Enable bit
	1 = The corresponding channel is enabled
	0 = The corresponding channel is disabled
Note 1:	Only the original DMACNTn is required to be stored to recover the original DMASRCn and DMADSTn.
2:	DMASRCn, DMADSTn and DMACNTn are always reloaded in Repeated mode transfers

- (DMACHn<2> = 1), regardless of the state of the RELOAD bit.
- 3: The number of transfers executed while CHREQ is set depends on the configuration of TRMODE<1:0>.

REGISTER 5-3: DMAINTn: DMA CHANNEL n INTERRUPT REGISTER

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DBUFWF ⁽¹⁾		CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
HIGHIF ^(1,2)	LOWIF ^(1,2)	DONEIF ⁽¹⁾	HALFIF ⁽¹⁾	OVRUNIF ⁽¹⁾	_	_	HALFEN
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable I	pit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	DBUFWF: Bu	Iffered Data Wr	ite Flag bit ⁽¹⁾				
				not been writter	n to the location	on specified in	DMADSTn o
		Cn in Null Write		been written	to the location	n specified in	
		Cn in Null Write		been whiteh		i specifica in	
bit 14	Unimplemen	ted: Read as '0)'				
bit 13-8	CHSEL<5:0>	: DMA Channe	Trigger Selec	tion bits			
	See Table 5-1	for a complete	list.				
bit 7	HIGHIF: DMA High Address Limit Interrupt Flag bit ^(1,2)						
	1 = The DMA channel has attempted to access an address higher than DMAH or the upper limit of the						
	data RAM space						
bit 6	0 = The DMA channel has not invoked the high address limit interrupt						
	LOWIF: DMA Low Address Limit Interrupt Flag bit ^(1,2)						
	1 = The DMA channel has attempted to access the DMA SFR address lower than DMAL but above the SFR range (07FFh)						
	0 = The DMA	channel has n	ot invoked the	low address lir	nit interrupt		
bit 5	DONEIF: DMA Complete Operation Interrupt Flag bit ⁽¹⁾						
	$\frac{\text{If CHEN} = 1}{1 - 1}$						
	 1 = The previous DMA session has ended with completion 0 = The current DMA session has not yet completed 						
	0 = The current DMA session has not yet completed If CHEN = 0:						
		ious DMA sess	ion has ended	with completio	n		
	0 = The previous DMA session has ended without completion						
bit 4	HALFIF: DMA 50% Watermark Level Interrupt Flag bit ⁽¹⁾						
	1 = DMACNTn has reached the halfway point to 0000h						
0 = DMACNTn has not reached the halfway bit 3 OVRUNIF: DMA Channel Overrun Flag bit ⁽¹⁾							
DIL 3	OVRUNIF: DMA Channel Overrun Flag bit ⁽¹⁾ 1 = The DMA channel is triggered while it is still completing the operation based on the previous trigger						
		run condition ha				based on the p	
bit 2-1	Unimplemen	ted: Read as 'o)'				
bit 0	-	Ifway Completio		bit			
				n has reached	its halfway poir	nt and at compl	letion
	0 = An interru	upt is invoked o	nly at the com	pletion of the tr	ansfer		
Note 1: Se	etting these flag	s in software do	oes not genera	ate an interrupt.			
			-	or DMADSTn is			

2: Testing for address limit violations (DMASRCn or DMADSTn is either greater than DMAH or less than DMAL) is NOT done before the actual access.

ABLE 5-1:	DMA TRIGGER SOURCES		
CHSEL<5:0>	Trigger (Interrupt)	CHSEL<5:0>	Trigger (Interrupt)
000000	(Unimplemented)	100000	UART2 Transmit
000001	DAC2	100001	UART2 Receive
000010	LCD	100010	External Interrupt 2
000011	UART4 Transmit	100011	Timer5
000100	UART4 Receive	100100	Timer4
000101	UART4 Error	100101	Output Compare 4
000110	UART3 Transmit	100110	Output Compare 3
000111	UART3 Receive	100111	DMA Channel 2
001000	UART3 Error	101000	DAC1
001001	CTMU Event	101001	External Interrupt 1
001010	HLVD	101010	Interrupt-on-Change
001011	CRC Done	101011	Comparators Event
001100	UART2 Error	101100	I2C1 Master Event
001101	UART1 Error	101101	I2C1 Slave Event
001110	RTCC	101110	DMA Channel 1
001111	DMA Channel 5	DMA Channel 5 101111 Pipeline A/D	
010000	External Interrupt 4	110000	UART1 Transmit
010001	External Interrupt 3	110001	UART1 Receive
010010	I2C2 Master Event	110010	SPI1 Event
010011	I2C2 Slave Event	110011	SPI1 Error
010100	DMA Channel 4	110100	Timer3
010101	EPMP	110101	Timer2
010110	Output Compare 7	110110	Output Compare 2
010111	Output Compare 6	110111	Input Capture 2
011000	Output Compare 5	111000	DMA Channel 0
011001	Input Capture 6	111001	Timer1
011010	Input Capture 5	111010	Output Compare 1
011011	Input Capture 4	111011	Input Capture 1
011100	Input Capture 3	111100	External Interrupt 0
011101	DMA Channel 3	111101 Op Amp 2	
011110	SPI2 Event	111110	Op Amp 1
011111	SPI2 Error	111111	Sigma-Delta A/D Converter

TABLE 5-1: DMA TRIGGER SOURCES

6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Program Memory"* (DS39715). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ128GC010 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ128GC010 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

6.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 6-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.




FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS

6.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused address should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

6.3 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

6.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 6-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 6.5 "Programming Operations"** for further details.

REGISTER 6-1: NVMCON: FLASH MEMORY CONTROL REGISTER
--

R/S-0, HC ⁽¹⁾	R/W-0 ⁽¹⁾	R-0, HSC ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15 bit 8							

U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—	—	NVMOP3 ⁽²⁾	NVMOP2 ⁽²⁾	NVMOP1 ⁽²⁾	NVMOP0 ⁽²⁾
bit 7							bit 0

Legend:	S = Settable bit	HC = Hardware Cleara	ble bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
HSC = Hardware Settable/Clearable bit				

bit 15	 WR: Write Control bit⁽¹⁾ 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive 				
bit 14	WREN: Write Enable bit ⁽¹⁾				
	 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 				
bit 13	WRERR: Write Sequence Error Flag bit ⁽¹⁾				
	 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally 				
bit 12-7	Unimplemented: Read as '0'				
bit 6	ERASE: Erase/Program Enable bit ⁽¹⁾				
	 1 = Performs the erase operation specified by NVMOP<3:0> on the next WR command 0 = Performs the program operation specified by NVMOP<3:0> on the next WR command 				
bit 5-4	Unimplemented: Read as '0'				
bit 3-0	NVMOP<3:0>: NVM Operation Select bits ^(1,2)				
	1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) ⁽³⁾ 0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1) 0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0) 0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1)				
Note 1:	These bits can only be reset on a Power-on Reset.				

- 2: All other combinations of NVMOP<3:0> are unimplemented.
- 3: Available in ICSP[™] mode only; refer to the device programming specification.

6.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (Waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

6.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 6-1):
 - a) Set the NVMOPx bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 6-3).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOPx bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat Steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 6-4.

EXAMPLE 6-1: ERASING A PROGRAM MEMORY BLOCK (ASSEMBLY LANGUAGE CODE)

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize Program Memory (PM) Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA<15:0> pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV.B #0x55, W0	
MOV W0, NVMKEY	; Write the 0x55 key
MOV.B #0xAA, W1	;
MOV W1, NVMKEY	; Write the OxAA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 6-2: ERASING A PROGRAM MEMORY BLOCK ('C' LANGUAGE CODE)

<pre>// C example using MPLAB C30 unsigned long progAddr = 0xXXXXXX; unsigned int offset;</pre>	// Address of row to write
//Set up pointer to the first memory location	to be written
TBLPAG = progAddr>>16;	// Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF;	<pre>// Initialize lower word of address</pre>
<pre>builtin_tblwtl(offset, 0x0000);</pre>	// Set base address of erase block
	// with dummy latch write
$NVMCON = 0 \times 4042;$	// Initialize NVMCON
asm("DISI #5");	<pre>// Block all interrupts with priority <7</pre>
	// for next 5 instructions
builtin_write_NVM();	// check function to perform unlock
	// sequence and set WR

EXAMPLE 6-3: LOADING THE WRITE BUFFERS

; Set up NVMCON for row programming operations	
MOV #0x4001, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Set up a pointer to the first program memory	location to be written
; program memory selected, and writes enabled	
MOV #0x0000, W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #0x6000, W0	; An example program memory address
; Perform the TBLWT instructions to write the	latches
; 0th_program_word	
MOV #LOW_WORD_0, W2	i
MOV #HIGH_BYTE_0, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; lst_program_word	
MOV #LOW_WORD_1, W2	;
MOV #HIGH_BYTE_1, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 2nd_program_word	
MOV #LOW_WORD_2, W2	;
MOV #HIGH_BYTE_2, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
•	
•	
•	
; 63rd_program_word	
MOV #LOW_WORD_63, W2	;
MOV #HIGH_BYTE_63, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0]	; Write PM high byte into program latch

EXAMPLE 6-4: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV.B	#0x55, W0	
MOV	W0, NVMKEY	; Write the 0x55 key
MOV.B	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the OxAA key
BSET	NVMCON, #WR	; Start the programming sequence
NOP		; Required delays
NOP		
BTSC	NVMCON, #15	; and wait for it to be
BRA	\$-2	; completed
MOV BSET NOP NOP BTSC	#0xAA, W1 W1, NVMKEY NVMCON, #WR NVMCON, #15	; ; Write the OxAA key ; Start the programming sequence ; Required delays ; and wait for it to be

6.5.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes (MSBs) of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOPx bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 6-5). An equivalent procedure in 'C' compiler, using the MPLAB[®] C30 compiler and built-in hardware functions, is shown in Example 6-6.

EXAMPLE 6-5: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

; Setup a p	pointer to data Program Memory	
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	i
MOV	W0, TBLPAG	;Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;Initialize a register with program memory address
MOV	#LOW_WORD_N, W2	
MOV	#HIGH_BYTE_N, W3	
		/
		; Write PM low word into program latch
TBLWTH	W3, [W0++]	; Write PM high byte into program latch
; Setup NVN	MCON for programming one word to	o data Program Memory
MOV	#0x4003, W0	;
MOV	W0, NVMCON	; Set NVMOP bits to 0011
DISI	#5	; Disable interrupts while the KEY sequence is written
MOV.B	#0x55, W0	; Write the key sequence
MOV	W0, NVMKEY	
MOV.B	#0xAA, WO	
MOV	W0, NVMKEY	
BSET		; Start the write cycle
NOP		; Required delays
NOP		, Required delays
NOP		

EXAMPLE 6-6: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY ('C' LANGUAGE CODE)

// C example using MPLAB C30	
unsigned int offset;	
unsigned long progAddr = 0xXXXXXX;	// Address of word to program
unsigned int progDataL = 0xXXXX;	// Data to program lower word
unsigned char progDataH = 0xXX;	// Data to program upper byte
//Set up NVMCON for word programming	
NVMCON = 0×4003 ;	// Initialize NVMCON
//Set up pointer to the first memory locatio	n to be written
TBLPAG = progAddr>>16;	// Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF;	// Initialize lower word of address
//Perform TBLWT instructions to write latche	S
builtin_tblwtl(offset, progDataL);	// Write to address low word
builtin_tblwth(offset, progDataH);	// Write to upper byte
asm("DISI #5");	// Block interrupts with priority <7
	// for next 5 instructions
<pre>builtin_write_NVM();</pre>	// C30 function to perform unlock
	// sequence and set WR

7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "*PIC24F Family Reference Manual*", "**Reset**" (DS39712). The information in this data sheet supersedes the information in the FRM.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- · UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). In addition, Reset events occurring while an extreme power-saving feature is in use (such as VBAT) will set one or more status bits in the RCON2 register (Register 7-2). A POR will clear all bits, except for the BOR and POR (RCON<1:0>) bits, which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

Note: The status bits in the RCON registers should be cleared after they are read so that the next RCON register values after a device Reset will be meaningful.



© 2012-2013 Microchip Technology Inc.

RCON: RESET CONTROL REGISTER

REGISTER 7-1:

R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
TRAPR ⁽¹⁾	IOPUWR ⁽¹⁾	—	RETEN ⁽²⁾	—	DPSLP ⁽¹⁾	CM ⁽¹⁾	PMSLP ⁽³⁾
bit 15					·		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR ⁽¹⁾	SWR ⁽¹⁾	SWDTEN ⁽⁴⁾	WDTO ⁽¹⁾	SLEEP ⁽¹⁾	IDLE ⁽¹⁾	BOR ⁽¹⁾	POR ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	TRAPR: Trap	Reset Flag bit(1)				
		onflict Reset ha					
	•	onflict Reset ha					
bit 14		gal Opcode or l			•		
	•	opcode detec Pointer and cau	•	address mode	e or Uninitialize	ed W register	is used as an
		opcode or Unir		set has not occ	curred		
bit 13	•	ted: Read as '0					
bit 12	RETEN: Reter	ntion Mode Ena	able bit ⁽²⁾				
	1 = Retention	mode is enabl	ed while devic	e is in Sleep m	odes (1.2V regi	ulator supplies	to the core)
	0 = Retention	mode is disab	ed; normal vo	tage levels are	present		
bit 11	-	ted: Read as '0					
bit 10	•	Sleep Flag bit					
		s been in Deep s not been in D		de			
bit 9	CM: Configura	ation Word Misi	natch Reset F	lag bit ⁽¹⁾			
		ration Word Mi ration Word Mi			ed		
bit 8	Ũ	ram Memory P					
	1 = Program	memory bias vo	oltage remains	powered durin			
1.11.7	•	memory bias vo		red down durin	g Sleep		
bit 7		al Reset (MCLF		d			
		Clear (pin) Res Clear (pin) Res					
bit 6	SWR: Softwar	re Reset (Instru	ction) Flag bit ⁽	1)			
		instruction has instruction has					
Note 1: All	of the Reset sta	atus bits may b	e set or cleare	d in software. S	etting one of th	ese bits in soft	ware does not
	use a device Re he LPCFG Con		1' (unprogran	med) the rete	ntion regulator	is disabled and	the RETEN
bit	has no effect.						
Sle	e-enabling the re eep. Application curring.						
	he FWDTEN Co VDTEN bit settin		is '1' (unprogra	ammed), the W	/DT is always e	nabled, regard	lless of the

REGISTER 7-1: RCON: RESET CONTROL REGISTER (CONTINUED)

- SWDTEN: Software Enable/Disable of WDT bit(4) bit 5 1 = WDT is enabled 0 = WDT is disabled WDTO: Watchdog Timer Time-out Flag bit⁽¹⁾ bit 4 1 = WDT time-out has occurred 0 = WDT time-out has not occurred SLEEP: Wake from Sleep Flag bit⁽¹⁾ bit 3 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode IDLE: Wake-up from Idle Flag bit⁽¹⁾ bit 2 1 = Device has been in Idle mode 0 = Device has not been in Idle mode BOR: Brown-out Reset Flag bit⁽¹⁾ bit 1 1 = A Brown-out Reset has occurred (also set after a Power-on Reset). 0 = A Brown-out Reset has not occurred bit 0 POR: Power-on Reset Flag bit⁽¹⁾ 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the LPCFG Configuration bit is '1' (unprogrammed), the retention regulator is disabled and the RETEN bit has no effect.
 - **3:** Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from occurring.
 - **4:** If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

LOIOTEN				CONTROL			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	r-0	R/CO-1	R/CO-1	R/CO-1	R/CO-0
		—	r	VDDBOR ⁽¹⁾	VDDPOR ^(1,2)	VBPOR ^(1,3)	VBAT ⁽¹⁾
bit 7							bit C
logondi			o Only hit	r = Reserved	hit		
_egend:	- 1-:4	CO = Clearabl	5			l (0)	
R = Readable		W = Writable b	DIT		nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15-5 bit 4 bit 3 bit 2	Reserved: M VDDBOR: V 1 = A VDD B 0 = A VDD B VDDPOR: V 1 = A VDD P	nted: Read as '0 Maintain as '0' DD Brown-out Reset I grown-out Reset I DD Power-on Reset h cower-on Reset h	eset Flag bit ⁽¹⁾ has occurred has not occur set Flag bit ^{(1,2} has occurred ((set by hardwa red 2) set by hardwar	,		
bit 1 bit 0	VBPOR: VB/ 1 = A VBAT semaph 0 = A VBAT VBAT: VBAT 1 = A POR	AT Power-on Res POR has occurre ore retention leve POR has not occ	et Flag bit ^(1,3) ed (no battery el, set by harc curred) connected to V dware) was applied to			w Deep Sleep
Note 1: Th	nis bit is set in l	hardware only; it	can only be c	cleared in softwa	are.		

REGISTER 7-2: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

- **Note 1:** This bit is set in hardware only; it can only be cleared in software.
 - **2:** Indicates a VDD POR. Setting the POR bit (RCON<0>) indicates a VCORE POR.
 - 3: This bit is set when the device is originally powered up, even if power is present on VBAT.

TABLE 7-1:	RESET	FLAG	BIT O	PERATIC)N

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	CLRWDT, PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #0 Instruction	POR
DPSLP (RCON<10>)	PWRSAV #0 Instruction while DSEN bit set	POR
IDLE (RCON<2>)	PWRSAV #1 Instruction	POR
BOR (RCON<1>)	POR, BOR	
POR (RCON<0>)	POR	—

Note: All Reset flag bits may be set or cleared by the user software.

7.1 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSCx bits in Flash Configuration Word 2 (CW2) (see Table 7-2). The RCFGCAL and NVMCON registers are only affected by a POR.

7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the System Reset signal, SYSRST, is released after the POR delay time expires.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

7.3 Brown-out Reset (BOR)

PIC24FJ128GC010 family devices implement a BOR circuit that provides the user with several configuration and power-saving options. The BOR is controlled by the BOREN (CW3<12>) Configuration bit.

When BOR is enabled, any drop of VDD below the BOR threshold results in a device BOR. Threshold levels are described in **Section 37.1** "**DC Characteristics**" (Parameter DC17B).

7.4 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. Refer to the "*PIC24F Family Reference Manual*", **Section 6.0 "Oscillator"** (DS39700) for further details.

TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

· · · · · · · · · · · · · · · · · · ·	-
Reset Type	Clock Source Determinant
POR	FNOSC<2:0> Configuration bits
BOR	(CW2<10:8>)
MCLR	
WDTO	COSC<2:0> Control bits (OSCCON<14:12>)
SWR	

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR	EC	TPOR + TSTARTUP + TRST	_	1, 2, 3
	ECPLL	TPOR + TSTARTUP + TRST	ТLОСК	1, 2, 3, 5
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Тоѕт	1, 2, 3, 4
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	Tost + Tlock	1, 2, 3, 4, 5
	FRC, FRCDIV	TPOR + TSTARTUP + TRST	TFRC	1, 2, 3, 6, 7
	FRCPLL	TPOR + TSTARTUP + TRST	TFRC + TLOCK	1, 2, 3, 5, 6
	LPRC	TPOR + TSTARTUP + TRST	TLPRC	1, 2, 3, 6
BOR	EC	TSTARTUP + TRST	—	2, 3
	ECPLL	TSTARTUP + TRST	ТLОСК	2, 3, 5
	XT, HS, SOSC	TSTARTUP + TRST	Тоѕт	2, 3, 4
	XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	2, 3, 4, 5
	FRC, FRCDIV	TSTARTUP + TRST	TFRC	2, 3, 6, 7
	FRCPLL	TSTARTUP + TRST	TFRC + TLOCK	2, 3, 5, 6
	LPRC	TSTARTUP + TRST	TLPRC	2, 3, 6
MCLR	Any Clock	Trst	_	3
WDT	Any Clock	Trst	_	3
Software	Any clock	Trst	—	3
Illegal Opcode	Any Clock	Trst	—	3
Uninitialized W	Any Clock	Trst	—	3
Trap Conflict	Any Clock	Trst	_	3

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

- 2: TSTARTUP = TVREG.
- 3: TRST = Internal State Reset time (2 µs nominal).
- **4:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL lock time.
- 6: TFRC and TLPRC = RC oscillator start-up times.
- 7: If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC, so the system clock delay is just TFRC and in such cases, FRC start-up time is valid. It switches to the primary oscillator after its respective clock delay.

7.4.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- · The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

7.4.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

8.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Interrupts" (DS39707). The information in this data sheet supersedes the information in the FRM.

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- · Up to 8 processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- Unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

8.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 8-1. The IVT resides in program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 source interrupts. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FJ128GC010 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 8-1 and Table 8-2.

8.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. The ALTIVT (INTCON2<15>) control bit provides access to the AIVT. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application, and a support environment, without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

8.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the PC to zero. The micro-controller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.




TABLE 8-1:	TRAP VECTOR DETAILS
------------	---------------------

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

Priority IPC3<6:4> IPC26<6:4> IPC4<10:8> PC19<6:4> PC19<6:4> PC19<10:8> PC19<10:8> IPC19<2:0> IPC3<10:8> IPC6<2:0> IPC15<6:4> IPC15<6:4> IPC15<6:4>
PC26<6:4> PC4<10:8> PC19<6:4> PC19<6:4> PC19<10:8> PC19<10:8> IPC1<2:0> IPC3<10:8> IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0>
PC4<10:8> PC19<6:4> PC19<6:4> PC19<10:8> PC19<14:12> IPC1<2:0> IPC3<10:8> IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC0<2:0>
PC16<14:12> PC19<6:4> PC19<10:8> PC19<10:8> PC19<14:12> IPC1<2:0> IPC3<10:8> IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC0<2:0>
PC19<6:4> PC19<10:8> PC19<14:12> IPC1<2:0> IPC3<10:8> IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC0<2:0>
PC19<10:8> PC19<14:12> IPC1<2:0> IPC3<10:8> IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC0<2:0>
PC19<14:12> IPC1<2:0> IPC3<10:8> IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC0<2:0>
IPC1<2:0> IPC3<10:8> IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC5<2:0>
IPC3<10:8> IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC5<2:0>
IPC6<2:0> IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC5<2:0>
IPC9<2:0> PC11<10:8> IPC15<6:4> IPC0<2:0> IPC5<2:0>
PC11<10:8> PC15<6:4> IPC0<2:0> IPC5<2:0>
IPC15<6:4> IPC0<2:0> IPC5<2:0>
IPC0<2:0> IPC5<2:0>
IPC0<2:0> IPC5<2:0>
IPC7<6:4>
PC13<6:4>
PC13<10:8>
PC26<10:8>
IPC4<6:4>
IPC4<2:0>
PC12<10:8>
IPC12<6:4>
IPC0<6:4>
IPC1<6:4>
IPC9<6:4>
IPC9<10:8>
PC9<14:12>
PC10<2:0>
IPC5<10:8>
PC5<14:12>
PC23<6:4>
PC29<6:4>
PC4<14:12>
IPC25<2:0>
PC18<2:0>
PC25<14:12>
PC26<2:0>
IPC0<10:8>
IPC1<10:8>
IPC6<6:4>
IPC6<10:8>
PC10<6.4>
PC10<6:4>
PC10<10:8>

© 2012-2013 Microchip Technology Inc.

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS (CONTINUED)

	Vector Number	IVT Address	ΑΙΥΤ	Interrupt Bit Locations		
Interrupt Source			Address	Flag	Enable	Priority
Enhanced Parallel Master Port (EPMP)	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>
Real-Time Clock and Calendar (RTCC)	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>
UART3 Error	81	0000B6h	0001B6h	IFS5<1>	IEC5<1>	IPC20<6:4>
UART3 Receiver	82	0000B8h	0001B8h	IFS5<2>	IEC5<2>	IPC20<10:8>
UART3 Transmitter	83	0000BAh	0001BAh	IFS5<3>	IEC5<3>	IPC20<14:12>
UART4 Error	87	0000C2h	0001C2h	IFS5<7>	IEC5<7>	IPC21<14:12>
UART4 Receiver	88	0000C4h	0001C4h	IFS5<8>	IEC5<8>	IPC22<2:0>
UART4 Transmitter	89	0000C6h	0001C6h	IFS5<9>	IEC5<9>	IPC22<6:4>
USB	86	0000C0h	0001C0h	IFS5<6>	IEC5<6>	IPC21<10:8>

8.3 Interrupt Control and Status Registers

The PIC24FJ128GC010 family of devices implements a total of 44 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS7
- IEC0 through IEC7
- IPC0 through IPC13, ICP15, ICP16, ICP18 through ICP23, ICP25, ICP26 and ICP29
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or an external signal and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 8-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user can change the current CPU priority level by writing to the IPLx bits.

The CORCON register contains the IPL3 bit, which together with the IPL<2:0> bits, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test register, INTTREG, which displays the status of the interrupt controller. When an interrupt request occurs, its associated vector number and the new Interrupt Priority Level are latched into INTTREG. This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors (such as when ISR remapping is used in bootloader applications) or to check if another interrupt is pending while in an ISR.

All Interrupt registers are described in Register 8-1 through Register 8-46 in the succeeding pages.

REGISTER 8-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	_	_	—	—	DC ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)

- **Note 1:** See Register 3-1 for the description of the remaining bits (bits 8, 4, 3, 2, 1 and 0) that are not dedicated to interrupt control functions.
 - **2:** The IPLx bits are concatenated with the IPL3 (CORCON<3>) bit to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
 - **3:** The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 8-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	—		—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0	r-1	U-0	U-0
—	—		—	IPL3 ⁽¹⁾	r		—
bit 7							bit 0

Legend:	r = Reserved bit C = Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-4 Unimplemented: Read as '0'

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽¹⁾ 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

bit 2 Reserved: Read as '1'

bit 1-0 Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level; see Register 3-2 for bit description.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
NSTDIS		_	_		_	_	_		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
—	—		MATHERR	ADDRERR	STKERR	OSCFAIL	—		
bit 7							bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit				ented bit, read	d as '0'	0 U-0 AIL — bit 0		
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkno	own		
bit 15	NSTDIS: Inter	rrupt Nesting D	isable bit						
		nesting is disal							
	-	nesting is enab							
bit 14-5	-	ted: Read as '							
bit 4			Trap Status bit	t					
	 1 = Overflow trap has occurred 0 = Overflow trap has not occurred 								
L:1 0		•							
bit 3		Address Error T error trap has o	•						
		error trap has r							
bit 2		ck Error Trap							
5112		or trap has occ							
		or trap has not							
bit 1	OSCFAIL: Os	scillator Failure	Trap Status bit	t					
		r failure trap ha r failure trap ha							
bit 0	Unimplemen	ted: Read as '	0'						

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-0	R-0, HSC	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	—	_	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit 0

Legend:	HSC = Hardware Settable/C	clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Uses Alternate Interrupt Vector Table
	0 = Uses standard (default) Interrupt Vector Table
bit 14	DISI: DISI Instruction Status bit
	1 = DISI instruction is active0 = DISI instruction is not active
bit 13-5	Unimplemented: Read as '0'
bit 4	INT4EP: External Interrupt 4 Edge Detect Polarity Select bit
	1 = Interrupt on negative edge0 = Interrupt on positive edge
bit 3	INT3EP: External Interrupt 3 Edge Detect Polarity Select bit
	1 = Interrupt on negative edge0 = Interrupt on positive edge
bit 2	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit
	1 = Interrupt on negative edge0 = Interrupt on positive edge
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit
	1 = Interrupt on negative edge0 = Interrupt on positive edge
bit 0	INTOEP: External Interrupt 0 Edge Detect Polarity Select bit
	1 = Interrupt on negative edge
	0 = Interrupt on positive edge

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF
bit 15	·	•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0,	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF
bit 7							bit 0
Legend:							
R = Readab		W = Writable		•	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as '	0'				
bit 14	-		terrupt Flag Sta	atus bit			
		request has or					
	0 = Interrupt	request has no	ot occurred				
bit 13		-	Event Interrupt	Flag Status bit			
		request has or request has no					
bit 12	•	•	r Interrupt Flag	Status bit			
		request has or	1 0				
		request has no					
bit 11	U1RXIF: UAF	RT1 Receiver I	nterrupt Flag St	atus bit			
		request has or					
hit 10	•	request has no		4			
bit 10		request has or	t Flag Status bi	t i			
		request has no					
bit 9	SPF1IF: SPI1	I Fault Interrup	t Flag Status bi	t			
		request has or request has no					
bit 8	T3IF: Timer3	Interrupt Flag	Status bit				
		request has oc request has no					
bit 7		Interrupt Flag					
		request has or					
	-	request has no					
bit 6	•	•	annel 2 Interru	pt Flag Status I	pit		
		request has oc request has no					
bit 5		•	el 2 Interrupt Fl	lag Status bit			
	-	request has or	-	ag olalao bil			
		request has no					
bit 4	DMA0IF: DM	A Channel 0 Ir	terrupt Flag Sta	atus bit			
		request has or					
hit 2	-	request has no					
bit 3		Interrupt Flag request has or					
		request has no					

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF
bit 15				•			bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IF	IC7IF	0-0	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF
bit 7	10711			CIVII	CMII	WIZCTI	bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	U2TXIF: UAF	RT2 Transmitter	Interrupt Flag	Status bit			
		request has oc					
	•	request has no					
bit 14	U2RXIF: UA	RT2 Receiver Ir	nterrupt Flag S	tatus bit			
		request has oc					
bit 13	•	request has no					
DIT 13		rnal Interrupt 2 request has oc					
		request has no					
bit 12	T5IF: Timer5	Interrupt Flag	Status bit				
	•	request has oc					
		request has no					
bit 11		Interrupt Flag					
		request has oc request has no					
bit 10	•	ut Compare Ch		ipt Flag Status I	oit		
	1 = Interrupt	request has oc request has no	curred	P			
bit 9		ut Compare Ch		int Flag Status I	nit		
bit 5		request has oc		ipt i lag otatus i	Jit		
		request has no					
bit 8	DMA2IF: DM	IA Channel 2 In	terrupt Flag St	atus bit			
		request has oc request has no					
bit 7	IC8IF: Input	Capture Channe	el 8 Interrupt F	lag Status bit			
	•	request has oc request has no					
bit 6	-	Capture Channe		lag Status bit			
	•	request has oc	•	lag olatas bit			
		request has no					
bit 5	Unimplemer	nted: Read as '	כי				
bit 4	1 = Interrupt	rnal Interrupt 1 request has oc request has no	curred				
bit 3	-	Change Notifica		-lag Status bit			
5.0	1 = Interrupt			ag claids bit			

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

- bit 2 CMIF: Comparator Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 MI2C1IF: Master I2C1 Event Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA4IF	PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF	DMA3IF		_	SPI2IF	SPF2IF
bit 7			2			0	bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	כי				
bit 14	DMA4IF: DM	A Channel 4 In	terrupt Flag St	atus bit			
		request has oc					
bit 13	•	request has no lel Master Port		Statua hit			
		request has oc		Status bit			
		request has no					
bit 12	OC8IF: Outpu	ut Compare Ch	annel 8 Interru	ipt Flag Status b	bit		
		request has oc request has no					
bit 11	OC7IF: Outpu	ut Compare Ch	annel 7 Interru	ipt Flag Status b	bit		
		request has oc request has no					
bit 10	•	•		ipt Flag Status b	bit		
		request has oc request has no					
bit 9	•	•		ipt Flag Status b	bit		
		request has oc request has no					
bit 8		Capture Channe		lag Status bit			
		request has oc		-			
		request has no					
bit 7		Capture Channe		lag Status bit			
		request has oc request has no					
bit 6	-	Capture Channe		lag Status bit			
		request has oc					
	-	request has no					
bit 5	-	Capture Channe request has oc	-	lag Status bit			
		request has no					
	-	-	terrupt Flag St	atus bit			
bit 4							
bit 4	1 = Interrupt	request has oc request has no	curred				

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

- bit 1 SPI2IF: SPI2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
- bit 0 SPF2IF: SPI2 Fault Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
_	RTCIF	DMA5IF	—	—	—	—	_			
bit 15	·						bit 8			
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0			
—	INT4IF	INT3IF	—	—	MI2C2IF	SI2C2IF	—			
bit 7							bit 0			
Legend:										
R = Reada		W = Writable			nented bit, read					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own			
bit 15	Unimplomon	ted: Read as '	<i>،</i> ،							
bit 14	•			t Flag Status bi	+					
		request has oc	-	t i lag Status bi	L .					
		request has no								
bit 13	DMA5IF: DM	A Channel 5 In	terrupt Flag Sta	atus bit						
		request has oc request has no								
bit 12-7	•	•								
bit 6	-	Unimplemented: Read as '0' INT4IF: External Interrupt 4 Flag Status bit								
		1 = Interrupt request has occurred								
	0 = Interrupt	request has no	t occurred							
bit 5		mal Interrupt 3								
		request has oc								
bit 4-3	•	request has no								
	-	ted: Read as '		Chatwa hit						
bit 2		ster I2C2 Even request has oc		Status bit						
		request has no								
bit 1	SI2C2IF: Slav	ve I2C2 Event I	nterrupt Flag S	Status bit						
		request has oc								
	0 = Interrupt	request bes po	toourrod							
		request has no	loccurreu							

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0			
DAC2IF	DAC1IF	CTMUIF	—	_	—	—	HLVDIF			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
-		—	—	CRCIF	U2ERIF	U1ERIF	—			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15	DAC2IF: DAC	Converter 2 Ir	nterrupt Flag St	tatus bit						
		request has oc								
	•	request has no								
bit 14		Converter 1 Ir		tatus bit						
		request has oc								
	•	request has no								
bit 13		MU Interrupt Fla	•							
		request has oc request has no								
bit 12-9	•	ted: Read as '								
bit 8	-			Flag Status bit						
	HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 7-4	Unimplement	ted: Read as 'o)'							
bit 3	CRCIF: CRC	Generator Inte	rrupt Flag Stati	us bit						
	1 = Interrupt	request has oc	curred							
	0 = Interrupt	request has no	t occurred							
bit 2	U2ERIF: UAR	RT2 Error Interr	upt Flag Status	s bit						
		request has oc								
	-	request has no								
bit 1		RT1 Error Interr		s bit						
		request has oc								
	•	request has no								
bit 0	Unimplement	ted: Read as '0)´							

REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0					
—		IC9IF	OC9IF			U4TXIF	U4RXIF					
bit 15							bit					
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0					
U4ERIF	USB1IF	0-0	0-0	U3TXIF	U3RXIF	U3ERIF	0-0					
bit 7	000111		_	031711	USIXII	UJLINI	bit					
							5.C					
_egend:												
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
oit 15-14	Unimplemer	nted: Read as ')'									
pit 13	IC9IF: Input											
		= Interrupt request has occurred										
	•	request has no										
pit 12	OC9IF: Output Compare Channel 9 Interrupt Flag Status bit 1 = Interrupt request has occurred											
oit 11-10	•	0 = Interrupt request has not occurred Unimplemented: Read as '0'										
bit 9	-	RT4 Transmitter		Status bit								
л 9		request has oc		Status bit								
		request has no										
oit 8	U4RXIF: UART4 Receiver Interrupt Flag Status bit											
		request has oc										
	•	request has no										
pit 7	U4ERIF: UART4 Error Interrupt Flag Status bit											
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
oit 6	•	•		Statue bit								
	USB1IF: USB1 (USB OTG) Interrupt Flag Status bit 1 = Interrupt request has occurred											
	 Interrupt request has occurred Interrupt request has not occurred 											
oit 5-4	Unimplemer	nted: Read as ')'									
oit 3	U3TXIF: UA	RT3 Transmitter	Interrupt Flag	Status bit								
		request has oc										
	0 = Interrupt request has not occurred											
pit 2	U3RXIF: UART3 Receiver Interrupt Flag Status bit											
		request has oc										
sit 1	•	request has no		a hit								
pit 1		RT3 Error Interr		S DIL								
		request has oc										
		. Toquest nus no	loccurred									

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_	_	_	_	_	FSTIF	SDA1IF	AMP2IF			
bit 15							bit 8			
R/W-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0			
AMP1IF	—	—	LCDIF	—	—	—	—			
bit 7							bit 0			
Legend:		W = Writable								
R = Readab		mented bit, rea								
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
		(ad. Deed as (01							
bit 15-11	=	ted: Read as '								
bit 10		Self-Tune Inter		is bit						
		request has or								
bit 9	 Interrupt request has not occurred SDA1IF: Sigma-Delta A/D Converter Interrupt Flag Status bit 									
	•	request has or								
	0 = Interrupt request has not occurred									
bit 8	AMP2IF: Op	AMP2IF: Op Amp 2 Interrupt Flag Status bit								
		request has or								
	0 = Interrupt	request has no	ot occurred							
bit 7		Amp 1 Interrup	•	bit						
		request has or								
		request has no								
bit 6-5	-	ted: Read as '								
bit 4		Controller Inter		us dit						
		request has or request has no								
bit 3-0	•	ted: Read as '								
	ommplemen		0							

REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

REGISTER 8-12: IFS7: INTERRUPT FLAG STATUS REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—		—	—
bit 15							bit 8
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	-	JTAGIF	—	—	—	—	_
bit 7	·						bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
							OWIT
bit 15-6	Unimpleme	nted: Read as '0)'				

bit 5 JTAGIF: JTAG Controller Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 4-0 Unimplemented: Read as '0'

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE			
bit 15		•	•		÷		bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE			
bit 7							bit (
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14	-	A Channel 1 In		able bit						
	1 = Interrupt	request is enal	bled							
	•	request is not e								
bit 13		t Pipeline A/D I request is enal	•	e bit						
		request is enal								
bit 12	U1TXIE: UART1 Transmitter Interrupt Enable bit									
		request is enal								
Lit 11	-	request is not e		hit						
bit 11		RT1 Receiver Ir request is enal	•	DIL						
		request is not e								
bit 10	SPI1IE: SPI1	Transfer Comp	olete Interrupt B	Enable bit						
		request is enal request is not e								
bit 9	SPF1IE: SPI1	I1 Fault Interrupt Enable bit								
		request is enal request is not e								
bit 8		Interrupt Enab								
	1 = Interrupt	request is enal request is not e	bled							
bit 7	-	Interrupt Enab								
		request is enal request is not e								
bit 6	•	ut Compare Ch		pt Enable bit						
	1 = Interrupt	request is enal request is not e	bled							
bit 5	-	Capture Channe		nable bit						
		request is enal request is not e								
bit 4	-	A Channel 0 In		able bit						
	1 = Interrupt	request is enal request is not e	bled							
bit 3	T1IE: Timer1	Interrupt Enab	le bit							
	•	request is enal								
		request is not e	EIIADIEU							

REGISTER 8-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 8-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled

U2TXIE bit 15	U2RXIE	(1)									
bit 15		INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
							bit 8				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC8IE	IC7IE	—	INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15	U2TXIE: UAR	T2 Transmitter	Interrupt Enat	ole bit							
		request is enat	•								
	0 = Interrupt	request is not e	enabled								
bit 14		RT2 Receiver Ir	•	bit							
		request is enat request is not e									
bit 13	•	nal Interrupt 2									
		request is enat									
		request is not e									
bit 12	T5IE: Timer5	5IE: Timer5 Interrupt Enable bit									
		request is enat									
	-	request is not e									
bit 11		Interrupt Enabl									
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 										
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit										
	1 = Interrupt request is enabled										
	•	request is not e									
bit 9		ut Compare Ch		pt Enable bit							
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 										
bit 8	-	A Channel 2 In		able bit							
		request is enat									
		request is not e									
bit 7	IC8IE: Input Capture Channel 8 Interrupt Flag Enable bit										
		request is enat									
	•	request is not e									
bit 6	•	Capture Channe	•	nable bit							
		request is enat request is not e									
bit 5	-	ted: Read as '									
	an external inter			• • • • • •	h						

REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 4	INT1IE: External Interrupt 1 Enable bit ⁽¹⁾
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 3	CNIE: Input Change Notification Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 2	CMIE: Comparator Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 1	MI2C1IE: Master I2C1 Event Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

- bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

11.0				DAVA		DAA/ 0	DAALO			
U-0	R/W-0	R/W-0 PMPIE	R/W-0	R/W-0	R/W-0 OC6IE	R/W-0	R/W-0			
 oit 15	DMA4IE	PIVIPIE	OC8IE	OC7IE	OCOLE	OC5IE	IC6IE bit 8			
<i>л</i> г 15							DILC			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
IC5IE	IC4IE	IC3IE	DMA3IE		_	SPI2IE	SPF2IE			
pit 7		10012	Billinioine			01 1212	bit (
_egend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
pit 15	Unimplemen	ted: Read as '	0'							
pit 14		A Channel 4 Ir		nable bit						
		request is enal request is not								
pit 13	•	llel Master Port		ole hit						
10		request is enal	•							
		request is not								
oit 12	OC8IE: Outpu	ut Compare Ch	annel 8 Interru	ipt Enable bit						
		request is enal								
		request is not o		int Enchlo hit						
pit 11		ut Compare Ch request is enal		ipt Enable bit						
		request is not								
pit 10	OC6IE: Outpu	ut Compare Ch	annel 6 Interru	ipt Enable bit						
		request is enal								
	•	request is not								
bit 9	OC5IE: Output Compare Channel 5 Interrupt Enable bit									
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 									
oit 8	•	Capture Chann		nable bit						
	-	request is enal	•							
	0 = Interrupt	request is not	enabled							
pit 7		Capture Chann		nable bit						
		request is enal request is not								
oit 6	-	Capture Chann		nable hit						
<i>л</i> с 0	-	request is enal	-							
		request is not								
pit 5	IC3IE: Input C	Capture Chann	el 3 Interrupt E	nable bit						
		request is enal								
	-	request is not								
bit 4		A Channel 3 In		nable bit						
	1 = Interrupt 0 = Interrupt	request is enal								
		I CQUCOLIO HOL								

REGISTER 8-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

REGISTER 8-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 0	SPF2IE: SPI2 Fault Interrupt Enable bit

- - 1 = Interrupt request is enabled0 = Interrupt request is not enabled

REGISTER 8-16: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
_	RTCIE	DMA5IE	_	—	_	—	_			
bit 15							bit 8			
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0			
—	INT4IE ⁽¹⁾	INT3IE ⁽¹⁾			MI2C2IE	SI2C2IE	—			
bit 7							bit 0			
Legend:										
R = Readat	ole hit	W = Writable bi	+	II – Unimplen	nented bit, read	1 as 'O'				
-n = Value a		'1' = Bit is set	L	'0' = Bit is cle		x = Bit is unkn				
					arcu					
bit 15	Unimplemen	ted: Read as '0'								
bit 14	-	Time Clock/Cale	ndar Interru	ot Enable bit						
		request is enable	-							
	0 = Interrupt	request is not er	abled							
bit 13	DMA5IE: DM	DMA5IE: DMA Channel 5 Interrupt Flag Enable bit								
		request is enable request is not er								
bit 12-7	Unimplemen	ted: Read as '0'								
bit 6	INT4IE: Exter	rnal Interrupt 4 E	nable bit ⁽¹⁾							
		request is enable request is not er								
bit 5	•	nal Interrupt 3 E								
		request is enable request is not er								
bit 4-3	-	ted: Read as '0'								
bit 2	•	ster I2C2 Event	nterrupt Ena	ıble bit						
	1 = Interrupt	request is enable request is not er	ed							
bit 1	SI2C2IE: Sla	ve I2C2 Event In	terrupt Enab	le bit						
		request is enable request is not er								
bit 0	-	ted: Read as '0'								
	f an external inte			input must also	be configured	to an available	RPx or RPI			

pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0				
DAC2IE	DAC1IE	CTMUIE	—				HLVDIE				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
			—	CRCIE	U2ERIE	U1ERIE	—				
bit 7							bit (
Legend:											
R = Readable bit W = Writable bit				U = Unimplem	ented bit, read	l as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown				
bit 15	DAC2IE: DAG	C Converter 2 Ir	nterrupt Enable	e bit							
	•	request is enab									
	0 = Interrupt request is not enabled										
bit 14		C Converter 1 Ir	•	e bit							
		request is enab request is not e									
bit 13		MU Interrupt Er									
DIL 13		request is enab									
		request is enact									
bit 12-9	Unimplemen	ted: Read as 'd)'								
bit 8	HLVDIE: High/Low-Voltage Detect Interrupt Enable bit										
	1 = Interrupt request is enabled										
	0 = Interrupt	request is not e	enabled								
bit 7-4	Unimplemen	ted: Read as '0)'								
bit 3	CRCIE: CRC Generator Interrupt Enable bit										
	•	request is enab									
L:1 0		request is not e									
bit 2		RT2 Error Interr request is enab	•								
		request is enaction request is not e									
bit 1	•	RT1 Error Interr									
	1 = Interrupt	request is enab	led								
	0 = Interrupt	request is not e	enabled								
		ted: Read as '0									

REGISTER 8-17: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

REGISTER 8-18: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
_	_	IC9IE	OC9IE	_	—	U4TXIE	U4RXIE				
bit 15							bit 8				
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
U4ERIE	USBIE		—	U3TXIE	U3RXIE	U3ERIE	_				
bit 7							bit (
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-14	Unimplemen	ted: Read as ')'								
bit 13	IC9IE: Input Capture Channel 9 Interrupt Enable bit										
	1 = Interrupt request is enabled 0 = Interrupt request is not enabled										
bit 12	•	ut Compare Ch		e Status hit							
511 12	•	request is enal									
	0 = Interrupt request is not enabled										
bit 11-10	Unimplemen	Unimplemented: Read as '0'									
bit 9	U4TXIE: UAF	RT4 Transmitter	Interrupt Ena	ble bit							
		request is enal request is not e									
bit 8	U4RXIE: UART4 Receiver Interrupt Enable bit										
		request is enab request is not e									
bit 7	U4ERIE: UART4 Error Interrupt Enable bit										
	1 = Interrupt request is enabled										
	0 = Interrupt request is not enabled										
bit 6		USBIE: USB1 (USB OTG) Interrupt Enable bit									
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 										
bit 5-4		ted: Read as '									
bit 3	•	RT3 Transmitter		ble bit							
		request is enal	-								
	•	request is not e									
bit 2	U3RXIE: UAF	RT3 Receiver Ir	nterrupt Enable	e bit							
	•	request is enab									
	-	request is not e									
	U3ERIE: UART3 Error Interrupt Enable bit										
bit 1			-								
bit 1	1 = Interrupt	request is enal request is not e	bled								

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_		_		_	FSTIE	SDA1IE	AMP2IE
bit 15						1	bit 8
R/W-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
AMP1IE		—	LCDIE		_		
bit 7							bit 0
Legend:							
R = Readab		W = Writable		U = Unimplem			
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-11	Unimplement						
bit 10			rupt Enable bit	I.			
	1 = Interrupt	•					
bit 9	•	•		rupt Enable bit			
	1 = Interrupt			·			
	0 = Interrupt	request is not	enabled				
bit 8	AMP2IE: Op /	Amp 2 Interru	ot Enable bit				
	1 = Interrupt						
	0 = Interrupt	•					
bit 7	AMP1IE: Op						
	1 = Interrupt						
bit 6-5	Unimplement	•					
bit 4	•		rrupt Enable bi	t			
	1 = Interrupt		•				
	0 = Interrupt	request is not	enabled				
bit 3-0	Unimplement	ted: Read as	0'				

REGISTER 8-19: IEC6: INTERRUPT ENABLE CONTROL REGISTER 6

REGISTER 8-20: IEC7: INTERRUPT ENABLE CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	JTAGIE		—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-6	Unimplement	ted: Read as 'o)'				
bit 5	JTAGIE: JATO	G Interrupt Ena	ble bit				
	1 = Interrupt	request is enab	led				

- 0 = Interrupt request is not enabled
- bit 4-0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0
bit 15							bit
		DAMO	DAMA				DAMO
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
 bit 7	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0 bit
							DIL
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
bit 15	Unimplomo	nted: Read as '	۰ ،				
bit 14-12	-	Timer1 Interrupt					
511 14-12		upt is Priority 7 (•	v interrupt)			
	•			,			
	•						
	• 001 = Interr	upt is Priority 1					
		upt source is dis	abled				
bit 11	000 = Interro						
bit 11 bit 10-8	000 = Intern Unimplemen	upt source is dis nted: Read as '()'	Interrupt Priorit	ty bits		
	000 = Interro Unimplemer OC1IP<2:0>	upt source is dis)' Ire Channel 1	=	ty bits		
	000 = Interro Unimplemer OC1IP<2:0>	upt source is dis nted: Read as '(: Output Compa)' Ire Channel 1	=	ty bits		
	000 = Interro Unimplemer OC1IP<2:0>	upt source is dis nted: Read as '(: Output Compa)' Ire Channel 1	=	ty bits		
	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 ()' Ire Channel 1	=	ty bits		
	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa	₎ , ire Channel 1 highest priorit	=	ty bits		
	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1	_o , ire Channel 1 highest priorit abled	=	ty bits		
bit 10-8	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis	^{)'} ire Channel 1 highest priorit abled	y interrupt)			
bit 10-8 bit 7	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimplemen IC1IP<2:0>:	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(_D , Ire Channel 1 highest priorit abled D' Channel 1 Inter	y interrupt) rrupt Priority bi			
bit 10-8 bit 7	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimplemen IC1IP<2:0>:	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(Input Capture C	_D , Ire Channel 1 highest priorit abled D' Channel 1 Inter	y interrupt) rrupt Priority bi			
bit 10-8 bit 7	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimplemen IC1IP<2:0>:	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(Input Capture C	_D , Ire Channel 1 highest priorit abled D' Channel 1 Inter	y interrupt) rrupt Priority bi			
bit 10-8 bit 7	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (_D , Ire Channel 1 highest priorit abled D' Channel 1 Inter	y interrupt) rrupt Priority bi			
bit 10-8 bit 7	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(Input Capture C	^{D'} Ire Channel 1 highest priorit abled D' Channel 1 Inter highest priorit	y interrupt) rrupt Priority bi			
bit 10-8 bit 7	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1	^{)'} ire Channel 1 highest priorit abled)' Channel 1 Inter highest priorit	y interrupt) rrupt Priority bi			
bit 10-8 bit 7 bit 6-4	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimplemen IC1IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimplemen	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis	^{D'} Ire Channel 1 highest priorit abled D' Channel 1 Inter highest priorit abled D'	y interrupt) rrupt Priority bil y interrupt)			
bit 10-8 bit 7 bit 6-4 bit 3	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(^{D'} Ire Channel 1 highest priorit abled D' Channel 1 Inter highest priorit abled D' upt 0 Priority I	y interrupt) rrupt Priority bir y interrupt) bits			
bit 10-8 bit 7 bit 6-4 bit 3	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(upt is Priority 1 upt source is dis nted: Read as '(: External Interr	^{D'} Ire Channel 1 highest priorit abled D' Channel 1 Inter highest priorit abled D' upt 0 Priority I	y interrupt) rrupt Priority bir y interrupt) bits			
bit 10-8 bit 7 bit 6-4 bit 3	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(upt is Priority 1 upt source is dis nted: Read as '(: External Interr	^{D'} Ire Channel 1 highest priorit abled D' Channel 1 Inter highest priorit abled D' upt 0 Priority I	y interrupt) rrupt Priority bir y interrupt) bits			
bit 10-8 bit 7 bit 6-4 bit 3	000 = Intern Unimplemen OC1IP<2:0> 111 = Intern	upt source is dis nted: Read as '(: Output Compa upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(upt is Priority 1 upt source is dis nted: Read as '(: External Interr	^{D'} Ire Channel 1 highest priorit abled D' Channel 1 Inter highest priorit abled D' upt 0 Priority I	y interrupt) rrupt Priority bir y interrupt) bits			

REGISTER 8-22: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0
oit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	IC2IP2	IC2IP1	IC2IP0		DMA0IP2	DMA0IP1	DMA0IP0
bit 7	10211 2	10211 1	10211 0		Division 2	Billi ton 1	bit
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 15	-	nted: Read as '					
bit 14-12		Fimer2 Interrupt		h (into my (nt)			
	•	upt is Priority 7 (nignest priori	ty interrupt)			
	•						
	•						
		upt is Priority 1 upt source is dis	abled				
bit 11		nted: Read as '					
bit 10-8	-			Interrupt Priority	v hits		
		upt is Priority 7 (y 5113		
	•		ingricer priori	ly interrupty			
	•						
	•						
	001 - Intorr	unt in Driority 1					
		upt is Priority 1 upt source is dis	abled				
bit 7	000 = Interru	upt source is dis					
bit 7 bit 6-4	000 = Interru Unimplemen	upt source is dis nted: Read as '()'	rrupt Priority bit	5		
bit 7 bit 6-4	000 = Interro Unimplemen IC2IP<2:0>:	upt source is dis nted: Read as '0 Input Capture C) [;] hannel 2 Inte	rrupt Priority bits	5		
	000 = Interro Unimplemen IC2IP<2:0>:	upt source is dis nted: Read as '() [;] hannel 2 Inte		S		
	000 = Interro Unimplemen IC2IP<2:0>:	upt source is dis nted: Read as '0 Input Capture C) [;] hannel 2 Inte		S		
	000 = Interro Unimplemen IC2IP<2:0>: 111 = Interro	upt source is dis nted: Read as 'o Input Capture C upt is Priority 7 () [;] hannel 2 Inte		5		
	000 = Intern Unimplemen IC2IP<2:0>: 111 = Intern 001 = Intern	upt source is dis nted: Read as '0 Input Capture C)' hannel 2 Inte highest priori		5		
bit 6-4	000 = Intern Unimplemen IC2IP<2:0>: 111 = Intern	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1	₎ , hannel 2 Inte highest priori abled		S		
bit 6-4 bit 3	000 = Intern Unimplemen IC2IP<2:0>: 111 = Intern	upt source is dis nted: Read as 'c Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis	₎ , hannel 2 Inte highest priori abled ,	ty interrupt)	5		
	000 = Intern Unimplemen IC2IP<2:0>: 111 = Intern	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(_{)'} hannel 2 Inte highest priori abled ₀ ' el 0 Interrupt I	ty interrupt) Priority bits	5		
bit 6-4 bit 3	000 = Intern Unimplemen IC2IP<2:0>: 111 = Intern	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '()>: DMA Channe	_{)'} hannel 2 Inte highest priori abled ₀ ' el 0 Interrupt I	ty interrupt) Priority bits	5		
bit 6-4 bit 3	000 = Intern Unimplemen IC2IP<2:0>: 111 = Intern	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '()>: DMA Channe	_{)'} hannel 2 Inte highest priori abled ₀ ' el 0 Interrupt I	ty interrupt) Priority bits	5		
bit 6-4 bit 3	000 = Intern Unimplemen IC2IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimplemen DMA0IP<2:0 111 = Intern	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '()>: DMA Channe	_{)'} hannel 2 Inte highest priori abled ₀ ' el 0 Interrupt I	ty interrupt) Priority bits	5		

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	SPF1IP2	SPF1IP1	SPF1IP0		T3IP2	T3IP1	T3IP0
bit 7							bit
<u> </u>							
Legend: R = Readat	nle hit	W = Writable	hit	II = Unimple	mented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	-	ted: Read as '		Dui - uitu - h itu			
bit 14-12		 UART1 Rece pt is Priority 7 (=	-			
	•			,			
	•						
	001 = Interru						
		pt source is dis					
bit 11	-	ted: Read as '					
bit 10-8		SPI1 Event In					
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1 pt source is dis	abled				
bit 7		ted: Read as '					
bit 6-4	-	: SPI1 Fault In		hits			
		pt is Priority 7 (• •				
	•			,			
	•						
	• 001 = Interru	nt is Priority 1					
		pt source is dis	abled				
bit 3	Unimplemen	ted: Read as ')'				
bit 2-0	T3IP<2:0>: ⊺	imer3 Interrupt	Priority bits				
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)			
	•						
	•						
		pt is Priority 1 pt source is dis					

REGISTER 8-24: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	—		_	DMA1IP2	DMA1IP1	DMA1IP0
bit 15							bit 8
		D # 4 4	5444.0		D 444 4		D # 4 / 0
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit C
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	• • 001 = Interru	upt is Priority 7 (upt is Priority 1 upt source is dis		(interrupt)			
bit 7	Unimplemer	nted: Read as '	o'				
bit 6-4	111 = Interru • • 001 = Interru	: 12-Bit Pipeline upt is Priority 7 (upt is Priority 1 upt source is dis	highest priority	•			
bit 3	Unimplemer	nted: Read as '	כי				
bit 2-0		>: UART1 Trans upt is Priority 7 (

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	MI2C1IP2	MI2C1IP1	MI2C1IP0	-	SI2C1IP2	SI2C1IP1	SI2C1IP0
bit 7					0.201.12	0.2011	bit
Legend: R = Readab	le hit	W = Writable	hit	II = I Inimple	mented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as ')'				
bit 14-12	-	nput Change N		rrupt Priority b	its		
		pt is Priority 7 (-			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	כי				
bit 10-8	CMIP<2:0>: (Comparator Inte	errupt Priority	bits			
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)			
	•						
	•						
	001 = Interru						
	000 = Interru	pt is Priority 1 pt source is dis	abled				
bit 7							
bit 7 bit 6-4	Unimplemen	pt source is dis	כי	ot Priority bits			
	Unimplemen MI2C1IP<2:0	pt source is dis ted: Read as ')' Event Interrup	•			
	Unimplemen MI2C1IP<2:0	pt source is dis ted: Read as ' >: Master I2C1)' Event Interrup	•			
	Unimplemen MI2C1IP<2:0	pt source is dis ted: Read as ' >: Master I2C1)' Event Interrup	•			
	Unimplemen MI2C1IP<2:0 111 = Interru • • 001 = Interru	pt source is dis ted: Read as ' >: Master I2C1 pt is Priority 7 (pt is Priority 1	^{)'} Event Interrup highest priorit	•			
bit 6-4	Unimplemen MI2C1IP<2:0 111 = Interru 001 = Interru 000 = Interru	pt source is dis ted: Read as ' >: Master I2C1 pt is Priority 7 (pt is Priority 1 pt source is dis	^{)'} Event Interrup highest priority abled	•			
bit 6-4 bit 3	Unimplemen MI2C1IP<2:0 111 = Interru • • 001 = Interru 000 = Interru Unimplemen	pt source is dis ted: Read as ' >: Master I2C1 pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '	^{D'} Event Interrup highest priorit abled	y interrupt)			
	Unimplemen MI2C1IP<2:0 111 = Interru 001 = Interru 000 = Interru Unimplemen SI2C1IP<2:0:	pt source is dis ted: Read as ' >: Master I2C1 pt is Priority 7 (pt is Priority 1 pt source is dis	^{D'} Event Interrup highest priority abled D' Event Interrupt	y interrupt) Priority bits			
bit 6-4 bit 3	Unimplemen MI2C1IP<2:0 111 = Interru 001 = Interru 000 = Interru Unimplemen SI2C1IP<2:0:	pt source is dis ted: Read as ' >: Master I2C1 pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' >: Slave I2C1 E	^{D'} Event Interrup highest priority abled D' Event Interrupt	y interrupt) Priority bits			
bit 6-4 bit 3	Unimplemen MI2C1IP<2:0 111 = Interru 001 = Interru 000 = Interru Unimplemen SI2C1IP<2:0:	pt source is dis ted: Read as ' >: Master I2C1 pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' >: Slave I2C1 E pt is Priority 7 (^{D'} Event Interrup highest priority abled D' Event Interrupt	y interrupt) Priority bits			

REGISTER 8-26: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	IC8IP2	IC8IP1	IC8IP0	—	IC7IP2	IC7IP1	IC7IP0
pit 15	·	•	·	·	•	•	bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
		—		—	INT1IP2	INT1IP1	INT1IP0
oit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
oit 15	Unimplemer	nted: Read as '	0'				
bit 14-12	-			rrupt Priority bits	\$		
		upt is Priority 7 (
	•			y monapt)			
	•						
	•						
		upt is Priority 1	abled				
bit 11	000 = Interru	upt source is dis					
bit 11 bit 10-8	000 = Interru Unimplemen	upt source is dis nted: Read as 'o	0'	rrupt Priority bits	5		
	000 = Interru Unimplemer IC7IP<2:0>:	upt source is dis nted: Read as ' Input Capture C	^{0'} Channel 7 Inter	rrupt Priority bits v interrupt)	3		
	000 = Interru Unimplemer IC7IP<2:0>:	upt source is dis nted: Read as 'o	^{0'} Channel 7 Inter		5		
	000 = Interru Unimplemer IC7IP<2:0>:	upt source is dis nted: Read as ' Input Capture C	^{0'} Channel 7 Inter		3		
	000 = Interro Unimplemen IC7IP<2:0>: 111 = Interro • •	upt source is dis nted: Read as 'o Input Capture C upt is Priority 7 (^{0'} Channel 7 Inter		3		
	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • • 001 = Intern	upt source is dis nted: Read as 'n Input Capture C upt is Priority 7 (upt is Priority 1	₀ ' Channel 7 Intei (highest priorit		5		
bit 10-8	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern	upt source is dis nted: Read as 'n Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis	₀ ' Channel 7 Inter (highest priorit sabled		3		
bit 10-8 bit 7-3	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern	upt source is dis nted: Read as ' Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '	^{0'} Channel 7 Inter (highest priorit sabled 0'	y interrupt)	3		
bit 10-8 bit 7-3	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimplemen INT1IP<2:0>	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(: External Interr	₀ ' Channel 7 Inter (highest priorit sabled 0' rupt 1 Priority I	y interrupt)	3		
bit 10-8 Dit 7-3	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimplemen INT1IP<2:0>	upt source is dis nted: Read as ' Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '	₀ ' Channel 7 Inter (highest priorit sabled 0' rupt 1 Priority I	y interrupt)	5		
bit 10-8 bit 7-3	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimplemen INT1IP<2:0>	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(: External Interr	₀ ' Channel 7 Inter (highest priorit sabled 0' rupt 1 Priority I	y interrupt)	3		
bit 11 bit 10-8 bit 7-3 bit 2-0	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimplemen INT1IP<2:0>	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(: External Interr	₀ ' Channel 7 Inter (highest priorit sabled 0' rupt 1 Priority I	y interrupt)	3		
bit 10-8 Dit 7-3	000 = Interru Unimplemen IC7IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen INT1IP<2:0> 111 = Interru 001 = Interru	upt source is dis nted: Read as '(Input Capture C upt is Priority 7 (upt is Priority 1 upt source is dis nted: Read as '(: External Interr	0' Channel 7 Inter (highest priorit abled 0' rupt 1 Priority I (highest priorit	y interrupt)	5		

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	OC3IP2	OC3IP1	OC3IP0		DMA2IP2	DMA2IP1	DMA2IP0
bit 7	000112						bit
Legend: R = Readat	ole hit	W = Writable	hit	LI = Unimpler	nented bit, read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15	-	i ted: Read as ' imer4 Interrupt					
bit 14-12		pt is Priority 7 (,	v interrunt)			
	•		ingricer priorit	y interrupty			
	•						
	• 001 = Interru	nt is Priority 1					
		pt source is dis	abled				
bit 11	Unimplemen	ted: Read as ')'				
bit 10-8	OC4IP<2:0>:	Output Compa	re Channel 4	Interrupt Priorit	y bits		
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	•						
	• 001 = Interru	pt is Priority 1					
		pt is Priority 1 pt source is dis	abled				
bit 7	000 = Interru	• •					
bit 7 bit 6-4	000 = Interru Unimplemen	pt source is dis ted: Read as '(כי	Interrupt Priorit	y bits		
	000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ted: Read as '()' Ire Channel 3	-	y bits		
	000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ted: Read as '(Output Compa)' Ire Channel 3	-	y bits		
	000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ted: Read as '(Output Compa)' Ire Channel 3	-	y bits		
	000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ted: Read as ' Output Compa pt is Priority 7 ()' Ire Channel 3	-	y bits		
	000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru 001 = Interru	pt source is dis ted: Read as ' Output Compa pt is Priority 7 (₎ , ire Channel 3 highest priorit	-	y bits		
bit 6-4	000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru	pt source is dis ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1	^{)'} ire Channel 3 highest priorit abled	-	y bits		
bit 6-4 bit 3	000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA2IP<2:0:	pt source is dis ted: Read as '(Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '(>: DMA Chann	^{)'} ire Channel 3 highest priorit abled)' el 2 Interrupt F	y interrupt) Priority bits	y bits		
bit 6-4 bit 3	000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA2IP<2:0:	pt source is dis ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '	^{)'} ire Channel 3 highest priorit abled)' el 2 Interrupt F	y interrupt) Priority bits	y bits		
bit 6-4 bit 3	000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA2IP<2:0:	pt source is dis ted: Read as '(Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '(>: DMA Chann	^{)'} ire Channel 3 highest priorit abled)' el 2 Interrupt F	y interrupt) Priority bits	y bits		
	000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA2IP<2:0:	pt source is dis ted: Read as '(Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '(>: DMA Chann	^{)'} ire Channel 3 highest priorit abled)' el 2 Interrupt F	y interrupt) Priority bits	y bits		
bit 6-4 bit 3	000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA2IP<2:0:	pt source is dis ted: Read as '(Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '(>: DMA Channe pt is Priority 7 (^{)'} ire Channel 3 highest priorit abled)' el 2 Interrupt F	y interrupt) Priority bits	y bits		

REGISTER 8-27: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

REGISTER 8-28: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0
oit 15							bit 8
		DAMO					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as ')'				
bit 14-12	-	: UART2 Trans		ot Priority bits			
		pt is Priority 7 (•			
	•						
	•						
	001 = Interru	pt is Priority 1					
		pt source is dis	abled				
bit 11	Unimplemen	ted: Read as ')'				
bit 10-8	U2RXIP<2:0>	>: UART2 Rece	iver Interrupt	Priority bits			
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7	Unimplemen	ted: Read as ')'				
bit 6-4	INT2IP<2:0>:	: External Interr	upt 2 Priority I	oits			
	111 = Interru	ıpt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	ipt source is dis	abled				
bit 3	Unimplemen	ted: Read as ')'				
bit 2-0	T5IP<2:0>: ⊺	ïmer5 Interrupt	Priority bits				
	111 = Interru	ıpt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
		ipt source is dis					

REGISTER 8-29: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—	—	_	_	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0
bit 7							bit C
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7 bit 6-4	SPI2IP<2:0>: 111 = Interru	pt source is dis	terrupt Priority highest priority abled				
bit 3	-	ted: Read as '					
bit 2-0	111 = Interrup • • 001 = Interrup	: SPI2 Fault In pt is Priority 7 (pt is Priority 1 pt source is dis	highest priority				

REGISTER 8-30: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	IC3IP2	IC3IP1	IC3IP0		DMA3IP2	DMA3IP1	DMA3IP0
bit 7	10011 2						bit (
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	-	nted: Read as '0					
bit 14-12		· ·		rrupt Priority bit	S		
	111 = Interru	upt is Priority 7 (highest priori	ty interrupt)			
	•						
	•						
		upt is Priority 1 upt source is dis	abled				
bit 11		nted: Read as '(
bit 10-8	-			rrupt Priority bit	5		
		upt is Priority 7 (
	•		0 1	, ,			
	•						
	001 = Interru	upt is Priority 1					
		upt source is dis	abled				
bit 7	Unimplemer	nted: Read as 'o)'				
bit 6-4	IC3IP<2:0>:	Input Capture C	hannel 3 Inte	errupt Priority bite	S		
	111 = Interru	upt is Priority 7 (highest priori	ty interrupt)			
	•						
	•						
		upt is Priority 1					
		upt source is dis					
bit 3	-	nted: Read as '					
bit 2-0		>: DMA Channe		-			
	•	upt is Priority 7 (nignest priori	ty interrupt)			
	•						
	•	unt in Dui-uitur 4					
		upt is Priority 1 upt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_	OC7IP2	OC7IP1	OC7IP0		OC6IP2	OC6IP1	OC6IP0		
bit 15							bit		
U-0	R/W-1 OC5IP2	R/W-0 OC5IP1	R/W-0 OC5IP0	U-0	R/W-1 IC6IP2	R/W-0 IC6IP1	R/W-0 IC6IP0		
bit 7	000112	000111	00011 0		10011 2		bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	Unimplomon	ted: Dood on '	<u>,</u>						
bit 14-12	-	ted: Read as '		Interrupt Priorit	v hite				
511 14-12		pt is Priority 7 (•	y bits				
	•			,					
	•								
	• 001 = Interrupt is Priority 1								
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled								
	000 = Interru	pt source is dis	abled						
bit 11		-							
	Unimplemen	ted: Read as '	כ'	Interrupt Priorit	v bits				
	Unimplemen OC6IP<2:0>:	ted: Read as ' Output Compa	o' are Channel 6	Interrupt Priorit y interrupt)	y bits				
bit 11 bit 10-8	Unimplemen OC6IP<2:0>:	ted: Read as '	o' are Channel 6	-	y bits				
	Unimplemen OC6IP<2:0>:	ted: Read as ' Output Compa	o' are Channel 6	-	y bits				
	Unimplemen OC6IP<2:0>: 111 = Interru • •	ted: Read as ' Output Compa pt is Priority 7 (o' are Channel 6	-	y bits				
	Unimplemen OC6IP<2:0>: 111 = Interru • • • 001 = Interru	ted: Read as ' Output Compa pt is Priority 7 (₀ ' are Channel 6 (highest priorit	-	y bits				
	Unimplement OC6IP<2:0>: 111 = Interru	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1	_D ' Ire Channel 6 (highest priorit abled	-	y bits				
bit 10-8	Unimplement OC6IP<2:0>: 111 = Interru • • • 001 = Interru 000 = Interru Unimplement	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '	_D , ire Channel 6 (highest priorit abled	-	-				
bit 10-8 bit 7	Unimplement OC6IP<2:0>: 111 = Interru	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '	_D ' are Channel 6 (highest priorit abled D' are Channel 5	y interrupt) Interrupt Priorit	-				
bit 10-8 bit 7	Unimplement OC6IP<2:0>: 111 = Interru	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa	_D ' are Channel 6 (highest priorit abled D' are Channel 5	y interrupt) Interrupt Priorit	-				
bit 10-8	Unimplement OC6IP<2:0>: 111 = Interru	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa	_D ' are Channel 6 (highest priorit abled D' are Channel 5	y interrupt) Interrupt Priorit	-				
bit 10-8	Unimplement OC6IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement OC5IP<2:0>: 111 = Interru	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa pt is Priority 7 (_D ' are Channel 6 (highest priorit abled D' are Channel 5	y interrupt) Interrupt Priorit	-				
bit 10-8	Unimplement OC6IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement OC5IP<2:0>: 111 = Interru 001 = Interru	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa pt is Priority 7 (_D ' are Channel 6 (highest priorit abled D' are Channel 5 (highest priorit	y interrupt) Interrupt Priorit	-				
bit 10-8 bit 7 bit 6-4	Unimplement OC6IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement OC5IP<2:0>: 111 = Interru 001 = Interru 001 = Interru	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1	_D , are Channel 6 (highest priorit abled d' re Channel 5 (highest priorit	y interrupt) Interrupt Priorit	-				
bit 10-8 bit 7 bit 6-4 bit 3	Unimplement OC6IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement OC5IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '	_D ' are Channel 6 (highest priorit abled D' are Channel 5 (highest priorit abled	y interrupt) Interrupt Priorit	y bits				
bit 10-8 bit 7	Unimplement OC6IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement OC5IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement IC6IP<2:0>: I	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '	D' are Channel 6 (highest priorit abled D' are Channel 5 (highest priorit abled D' Channel 6 Inter	y interrupt) Interrupt Priorit y interrupt) rrupt Priority bit	y bits				
bit 10-8 bit 7 bit 6-4 bit 3	Unimplement OC6IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement OC5IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement IC6IP<2:0>: I	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' nput Capture C	D' are Channel 6 (highest priorit abled D' are Channel 5 (highest priorit abled D' Channel 6 Inter	y interrupt) Interrupt Priorit y interrupt) rrupt Priority bit	y bits				
bit 10-8 bit 7 bit 6-4 bit 3	Unimplement OC6IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement OC5IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement IC6IP<2:0>: I	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' nput Capture C	D' are Channel 6 (highest priorit abled D' are Channel 5 (highest priorit abled D' Channel 6 Inter	y interrupt) Interrupt Priorit y interrupt) rrupt Priority bit	y bits				
bit 10-8 bit 7 bit 6-4 bit 3	Unimplement OC6IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement OC5IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplement IC6IP<2:0>: I	ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' Output Compa pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' nput Capture C pt is Priority 7 (D' are Channel 6 (highest priorit abled D' are Channel 5 (highest priorit abled D' Channel 6 Inter	y interrupt) Interrupt Priorit y interrupt) rrupt Priority bit	y bits				

REGISTER 8-31: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

REGISTER 8-32: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	DMA4IP2	DMA4IP1	DMA4IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	PMPIP2	PMPIP1	PMPIP0	—	OC8IP2	OC8IP1	OC8IP0
bit 7		•	•		•		bit 0

Legend:							
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15-11	-	mented: Read as '0'					
bit 10-8		<2:0>: DMA Channel 4 Interr					
	111 = Interrupt is Priority 7 (highest priority interrupt)						
	•						
	•						
	• 001 = Interrupt is Priority 1						
	000 = Interrupt source is disabled						
bit 7	Unimple	mented: Read as '0'					
bit 6-4	PMPIP<2:0>: Parallel Master Port Interrupt Priority bits						
	111 = In	terrupt is Priority 7 (highest p	riority interrupt)				
	•						
	•						
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled						
L:1 0		•					
bit 3	•	mented: Read as '0'					
bit 2-0	OC8IP<2:0>: Output Compare Channel 8 Interrupt Priority bits						
	111 = Interrupt is Priority 7 (highest priority interrupt)						
	•						
	•						
	001 = In	terrupt is Priority 1					
	000 = In	terrupt source is disabled					

REGISTER 8-33: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

		_	-				
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_	MI2C2IP2	MI2C2IP1	MI2C2IP0
bit 15				·	·	·	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	SI2C2IP2	SI2C2IP1	SI2C2IP0				
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable bit		U = Unimplemented bit, read		d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 10-8	111 = Interru • • 001 = Interru 000 = Interru	pt source is dis	highest priorit	•			
bit 7	Unimplemented: Read as '0' SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits						
bit 6-4	111 = Interru • • 001 = Interru	pt is Priority 7 (highest priorit				
bit 3-0	Unimplemen	ted: Read as '	כ'				

REGISTER 8-34: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

000 = Interrupt source is disabled

INT3IP<2:0>: External Interrupt 3 Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)

Unimplemented: Read as '0'

001 = Interrupt is Priority 1 000 = Interrupt source is disabled

Unimplemented: Read as '0'

bit 7

bit 6-4

bit 3-0

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—				—	INT4IP2	INT4IP1	INT4IP0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	INT3IP2	INT3IP1	INT3IP0	—	—	—	—
bit 7							bit 0

Legend:				
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-11	Unimple	mented: Read as '0'		
bit 10-8	INT4IP<2	::0>: External Interrupt 4 Prie	ority bits	
	111 = Int	errupt is Priority 7 (highest p	priority interrupt)	
	•			
	•			
	•			
	001 = Int	errupt is Priority 1		

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	_	_		_	RTCIP2	RTCIP1	RTCIP0
oit 15			•	•			bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	DMA5IP2	DMA5IP1	DMA5IP0	_	—	_	—
bit 7							bit C
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '	כי				
	-	ted: Read as '(Real-Time Clo		ar Interrupt Pr	iority bits		
	RTCIP<2:0>:		ck and Calend	•	ority bits		
	RTCIP<2:0>:	Real-Time Clo	ck and Calend	•	iority bits		
	RTCIP<2:0>:	Real-Time Clo	ck and Calend	•	iority bits		
	RTCIP<2:0>: 111 = Interru • • • 001 = Interru	Real-Time Clo pt is Priority 7 (pt is Priority 1	ck and Calend highest priority	•	iority bits		
	RTCIP<2:0>: 111 = Interru • • • 001 = Interru	Real-Time Clo pt is Priority 7 (ck and Calend highest priority	•	iority bits		
bit 15-11 bit 10-8 bit 7	RTCIP<2:0>: 111 = Interru • • • • • • • • • • • • • • • • • •	Real-Time Clo pt is Priority 7 (pt is Priority 1	ck and Calend highest priority abled	•	ority bits		
bit 10-8	RTCIP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen	Real-Time Clo pt is Priority 7 (pt is Priority 1 pt source is dis	ck and Calend highest priority abled	/ interrupt)	iority bits		
bit 10-8 bit 7	RTCIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA5IP<2:0:	Real-Time Clo pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '(ck and Calend highest priority abled o' el 5 Interrupt P	<i>r</i> iority bits	iority bits		
bit 10-8 bit 7	RTCIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA5IP<2:0:	Real-Time Clo pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as 'o >: DMA Channe	ck and Calend highest priority abled o' el 5 Interrupt P	<i>r</i> iority bits	ority bits		
bit 10-8 bit 7	RTCIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA5IP<2:0:	Real-Time Clo pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as 'o >: DMA Channe	ck and Calend highest priority abled o' el 5 Interrupt P	<i>r</i> iority bits	iority bits		
bit 10-8 bit 7	RTCIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA5IP<2:0:	Real-Time Clo ot is Priority 7 (ot is Priority 1 ot source is dis ted: Read as ' >: DMA Channe ot is Priority 7 (ck and Calend highest priority abled o' el 5 Interrupt P	<i>r</i> iority bits	iority bits		
bit 10-8 bit 7	RTCIP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen DMA5IP<2:0: 111 = Interru 001 = Interru	Real-Time Clo ot is Priority 7 (ot is Priority 1 ot source is dis ted: Read as ' >: DMA Channe ot is Priority 7 (ck and Calend highest priority abled o' el 5 Interrupt P highest priority	<i>r</i> iority bits	ority bits		

REGISTER 8-35: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

REGISTER 8-36: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	CRCIP2	CRCIP1	CRCIP0	—	U2ERIP2	U2ERIP1	U2ERIP0
oit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	U1ERIP2	U1ERIP1	U1ERIP0	_	_	_	
bit 7							bit C
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	lown
oit 15	Unimplemen	ted: Read as ')'				
bit 14-12	CRCIP<2:0>	CRC Generate	or Error Interru	pt Priority bits			
		pt is Priority 7 (
	•		5				
	•						
	•						
	001 = Interru	pt is Priority 1 pt source is dis	ablad				
		•					
bit 11	-	ted: Read as '					
bit 10-8		>: UART2 Error		•			
	111 = Interru	pt is Priority 7(highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7		pt source is dis i ted: Read as 'o					
	Unimplemen	-)'	ity bits			
bit 7 bit 6-4	Unimplemen U1ERIP<2:0;	ted: Read as ')' Interrupt Prior	•			
	Unimplemen U1ERIP<2:0;	ted: Read as '(>: UART1 Error)' Interrupt Prior	•			
	Unimplemen U1ERIP<2:0;	ted: Read as '(>: UART1 Error)' Interrupt Prior	•			
	Unimplemen U1ERIP<2:02 111 = Interru 001 = Interru	ited: Read as '(>: UART1 Error pt is Priority 7 (pt is Priority 1	₎ , Interrupt Prior highest priority	•			
	Unimplemen U1ERIP<2:02 111 = Interru 001 = Interru	ited: Read as '(>: UART1 Error pt is Priority 7 (₎ , Interrupt Prior highest priority	•			

REGISTER 8-37: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—		—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7					•	•	bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
			oit	•			iown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)

- •
- •

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-38: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	DAC2IP2	DAC2IP1	DAC2IP0		DAC1IP2	DAC1IP1	DAC1IP0
it 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	CTMUIP2	CTMUIP1	CTMUIP0	—	_		_
oit 7							bit (
_egend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
oit 15	Unimplemen	ted: Read as '	o'				
oit 14-12	-	-: DAC Conver		Prioritv bits			
		pt is Priority 7 (•				
	•	, · · · · · · · · · · · · · · · · ·					
	•						
	•	ntin Drinvity 1					
	001 = Interru	pt is Phonity 1 pt source is dis	abled				
pit 11	-	ted: Read as '					
bit 10-8	-	-: DAC Conver		Driority bite			
JIL 10-0		pt is Priority 7 (•				
	•	prist nonty / (nighest phonty	interrupt)			
	•						
	•						
	001 = Interru 000 = Interru	pt is Priority 1 pt source is dis	abled				
oit 7	Unimplemen	ted: Read as '	o'				
oit 6-4	CTMUIP<2:0	>: CTMU Interr	upt Priority bits	6			
	111 = Interru	pt is Priority 7(highest priority	interrupt)			
	•						
	•						
	001 = Interru						
	000 - Interru	nt source is die	abled				
oit 3-0	-	pt source is dis ted: Read as '(

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	U3ERIP2	U3ERIP1	U3ERIP0	_	_	_	_
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
							-
bit 15	Unimplemen	ted: Read as '	o'				
bit 14-12	U3TXIP<2:0>	UART3 Trans	smitter Interrup	ot Priority bits			
		pt is Priority 7 (-	-			
	•		0	• • •			
	•						
	• 001 — Interru	nt in Driarity 1					
	001 = Interrup	pt is Phonity 1 pt source is dis	abled				
bit 11	•	ted: Read as '					
bit 10-8	-	: UART3 Rece		Priority bits			
		pt is Priority 7 (•	•			
	•		5				
	•						
	•						
	001 = Interru	pt is Priority 1 pt source is dis	ahled				
bit 7	-	ted: Read as '					
bit 6-4	-	: UART3 Error		rity bito			
DIL 0-4		pt is Priority 7 (•			
	•	prior nonty / (ingricor priority	(interrupt)			
	•						
	•						
	001 = Interru		ablad				
h it 0.0	•	pt source is dis					
bit 3-0	Unimplemen	ted: Read as '	U.				

REGISTER 8-39: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

REGISTER 8-40: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	U4ERIP2	U4ERIP1	U4ERIP0	—	USB1IP2	USB1IP1	USB1IP0
oit 15		•			•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	_
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	Unimplomon	ted. Deed ee f					
	Unimplemen	ted: Read as '0).				
bit 14-12	-	•: UART4 Error		ity bits			
	U4ERIP<2:0>		Interrupt Prior	•			
	U4ERIP<2:0>	UART4 Error	Interrupt Prior	•			
	U4ERIP<2:0>	UART4 Error	Interrupt Prior	•			
	U4ERIP<2:0>	: UART4 Error ot is Priority 7 (I	Interrupt Prior	•			
bit 14-12	U4ERIP<2:0> 111 = Interrup • • • 001 = Interrup	: UART4 Error ot is Priority 7 (I	Interrupt Prior highest priority	•			
	U4ERIP<2:0> 111 = Interrup	: UART4 Error ot is Priority 7 (I ot is Priority 1	Interrupt Prior highest priority abled	•			
bit 14-12	U4ERIP<2:0> 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen USB1IP<2:0>	•: UART4 Error ot is Priority 7 (l ot is Priority 1 ot source is disa ted: Read as '(•: USB1 (USB (Interrupt Prior highest priority abled o ² OTG) Interrupt	Priority bits			
bit 14-12 bit 11	U4ERIP<2:0> 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen USB1IP<2:0>	: UART4 Error ot is Priority 7 (f ot is Priority 1 ot source is disa ted: Read as (f	Interrupt Prior highest priority abled o ² OTG) Interrupt	Priority bits			
bit 14-12 bit 11	U4ERIP<2:0> 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen USB1IP<2:0>	•: UART4 Error ot is Priority 7 (l ot is Priority 1 ot source is disa ted: Read as '(•: USB1 (USB (Interrupt Prior highest priority abled o ² OTG) Interrupt	Priority bits			
bit 14-12 bit 11	U4ERIP<2:0> 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen USB1IP<2:0>	•: UART4 Error ot is Priority 7 (l ot is Priority 1 ot source is disa ted: Read as '(•: USB1 (USB (Interrupt Prior highest priority abled o ² OTG) Interrupt	Priority bits			
bit 14-12 bit 11	U4ERIP<2:0> 111 = Interrup	UART4 Error ot is Priority 7 (l ot source is disa ted: Read as '(USB1 (USB (ot is Priority 7 (l ot is Priority 1	Interrupt Prior highest priority abled o' OTG) Interrupt highest priority	Priority bits			
bit 14-12 bit 11	U4ERIP<2:0> 111 = Interrup	: UART4 Error ot is Priority 7 (l ot source is disa ted: Read as '(: USB1 (USB (ot is Priority 7 (l	Interrupt Prior highest priority abled o ['] OTG) Interrupt highest priority abled	Priority bits			

REGISTER 8-41: IPC22: INTERRUPT PRIORITY CONTROL REGISTER 22

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	U4TXIP2	U4TXIP1	U4TXIP0	—	U4RXIP2	U4RXIP1	U4RXIP0
bit 7					·		bit C
<u> </u>							
Legend:			L 11			1 (0)	
R = Reada		W = Writable		-	mented bit, read		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	ר,				
bit 6-4	-	UART4 Trans		t Priority hits			
		pt is Priority 7 (•	•			
	•	prior nonty / (ingricor priority	interrupt)			
	•						
	•						
	001 = Interru 000 = Interru	pt is Priority 1 pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	כ'				
bit 2-0	U4RXIP<2:0>	-: UART4 Rece	eiver Interrupt F	Priority bits			
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	• 001 = Interru	nt is Priority 1					
		pt source is dis	abled				
		•					

REGISTER 8-42: IPC23: INTERRUPT PRIORITY CONTROL REGISTER 23

001 = Interrupt is Priority 1 000 = Interrupt source is disabled

001 = Interrupt is Priority 1 000 = Interrupt source is disabled

Unimplemented: Read as '0'

OC9IP<2:0>: Output Compare Channel 9 Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

bit 3

bit 2-0

.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—						—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	IC9IP2	IC9IP1	IC9IP0	—	OC9IP2	OC9IP1	OC9IP0
bit 7							bit 0

Legend:						
R = Readable bit -n = Value at POR		W = Writable bit	U = Unimplemented bit	, read as '0'		
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15-7	Unimpler	nented: Read as '0'				
bit 6-4	IC9IP<2:0	>: Input Capture Channel 9	Interrupt Priority bits			
	111 = Interrupt is Priority 7 (highest priority interrupt)					
	•					
	•					
	•					

© 2012-2013 Microchip Technology Inc.

REGISTER	8-43: IPC25	: INTERRUP	TPRIORITY	CONTROL	REGISTER 25				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	AMP1IP2	AMP1IP1	AMP1IP0	—	—	_	_		
bit 15							bit		
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
					LCDIP2	LCDIP1	LCDIP0		
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown			
bit 15 bit 14-12	AMP1IP<2:0> 111 = Interrup	ted: Read as ' >: Op Amp 1 In pt is Priority 7 (pt is Priority 1 pt source is dis	terrupt Priority highest priority						
bit 11-3	Unimplemen	ted: Read as '	כי						
bit 2-0		LCD Controlle pt is Priority 7 (•	•					

REGISTER 8-43: IPC25: INTERRUPT PRIORITY CONTROL REGISTER 25

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-44: IPC26: INTERRUPT PRIORITY CONTROL REGISTER 26

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	FSTIP2	FSTIP1	FSTIP0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	SDA1IP2	SDA1IP1	SDA1IP0	—	AMP2IP2	AMP2IP1	AMP2IP0
bit 7							bit 0

Legend:									
R = Readat	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15-11	Unimple	mented: Read as '0'							
bit 10-8	FSTIP<2	:0>: FRC Self-Tune Interrupt	Priority bits						
	111 = In	terrupt is Priority 7 (highest p	riority interrupt)						
	•								
	•								
	• 001 = In	terrupt is Priority 1							
		001 = Interrupt is Priority 1 000 = Interrupt source is disabled							
bit 7		Unimplemented: Read as '0'							
bit 6-4	-	SDA1IP<2:0>: Sigma-Delta A/D Converter Interrupt Priority bits							
		111 = Interrupt is Priority 7 (highest priority interrupt)							
	•	terrupt is i nonty i (nighest p	nonty interrupt/						
	•								
	•								
		terrupt is Priority 1							
		terrupt source is disabled							
bit 3	Unimple	mented: Read as '0'							
bit 2-0	AMP2IP	<2:0>: Op Amp 2 Interrupt Pr	iority bits						
	111 = In	terrupt is Priority 7 (highest p	riority interrupt)						
	•								
	•								
	$0.01 = \ln^{10}$	terrupt is Priority 1							
		terrupt source is disabled							

REGISTER 8-45: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	_	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	JTAGIP2	JTAGIP1	JTAGIP0	—	—	—	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, rea		l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-7	Unimplemen	ted: Read as ')'				
bit 6-4	JTAGIP<2:0>	: JTAG Interrup	ot Priority bits				
	111 = Interru	ot is Priority 7 (highest priority	interrupt)			
	•						
	•						
	•	at is Duisvitud					
	001 = Interru	ot is Priority 1	abled				
hit 2 0	-						
bit 3-0	Unimplemen	ted: Read as '	J				

REGISTER 8-46: INTTREG: INTERRUPT CONTROLLER TEST REGISTER

R-0	r-0	R/W-0	U-0	R-0	R-0	R-0	R-0
CPUIRQ	r	VHOLD	—	ILR3	ILR2	ILR1	ILR0
bit 15							bit 8

U-0	R-0						
—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CPUIRQ: Interrupt Request from Interrupt Controller CPU bit
	 1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU; this happens when the CPU priority is higher than the interrupt priority 0 = No interrupt request is unacknowledged
bit 14	Reserved: Maintain as '0'
bit 13	VHOLD: Vector Number Capture Configuration bit
	 1 = VECNUM<6:0> contain the value of the highest priority pending interrupt 0 = VECNUM<6:0> contain the value of the last Acknowledged interrupt (i.e., the last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending)
bit 12	Unimplemented: Read as '0'
bit 11-8	ILR<3:0>: New CPU Interrupt Priority Level bits
	1111 = CPU Interrupt Priority Level is 15
	•
	•
	0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0
bit 7	Unimplemented: Read as '0'
bit 6-0	VECNUM<6:0>: Vector Number of Pending Interrupt or Last Acknowledged Interrupt bits
	<u>When VHOLD = 1:</u> Indicates the vector number (from 0 to 118) of the last interrupt to occur.
	<u>When VHOLD = 0:</u> Indicates the vector number (from 0 to 118) of the interrupt request currently being handled.

8.4 Interrupt Setup Procedures

8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS (INTCON1<15>) control bit if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits, for all enabled interrupt sources, may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

8.4.2 INTERRUPT SERVICE ROUTINE (ISR)

The method that is used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler), and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles; otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INT-CON1 register must be cleared to avoid re-entry into the TSR.

8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, 0Eh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

9.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features of						
	this group of PIC24F devices. It is not						
	intended to be a comprehensive reference						
	source. For more information, refer to the						
	"PIC24F Family Reference Manual",						
	"Oscillator" (DS39700).						

The oscillator system for PIC24FJ128GC010 family devices has the following features:

• A total of four external and internal oscillator options as clock sources, providing 11 different clock modes

- An on-chip USB PLL block to provide a stable 48 MHz clock for the USB module, as well as a range of frequency options for the system clock
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware

A simplified diagram of the oscillator system is shown in Figure 9-1.




FIGURE 9-1: PIC24FJ128GC010 FAMILY CLOCK DIAGRAM

9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The Primary Oscillator and FRC sources have the option of using the internal USB PLL block, which generates both the USB module clock and a separate system clock from the 96 MHZ PLL. Refer to **Section 9.6 "Oscillator Modes and USB Operation"** for additional information.

The internal FRC provides an 8 MHz clock source. It can optionally be reduced by the programmable clock divider to provide a range of system clock frequencies.

The selected clock source generates the processor and peripheral clock sources. The processor clock source is divided by two to produce the internal instruction cycle clock, FcY. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the Primary Oscillator.

9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to Section 34.1 "Configuration Bits" for further details). The Primary Oscillator Configuration bits, POSCMD<1:0> (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The Secondary Oscillator (SOSC), or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM<1:0> Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

IABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION								
Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Notes				
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2				
(Reserved)	Internal	xx	110	1				
Low-Power RC Oscillator (LPRC)	Internal	11	101	1				
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1				
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011					
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011					
Primary Oscillator (HS)	Primary	10	010					
Primary Oscillator (XT)	Primary	01	010					
Primary Oscillator (EC)	Primary	00	010					
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1				
Fast RC Oscillator (FRC)	Internal	11	000	1				

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- · OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. OSCCON is protected by a write lock to prevent inadvertent clock switches. See **Section 9.4** "Clock **Switching Operation**" for more information.

The CLKDIV register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator.

The OSCTUN register (Register 9-3) allows the user to fine-tune the FRC Oscillator over a range of approximately $\pm 1.5\%$. It also controls the FRC self-tuning features, described in **Section 9.5** "FRC Active Clock **Tuning**".

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend: CO = Clearable Only bit		SO = Settable Only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 Unimplemented: Read as '0'

- bit 14-12 COSC<2:0>: Current Oscillator Selection bits
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)⁽⁴⁾
 - 000 = Fast RC Oscillator (FRC)

bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)⁽⁴⁾
- 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSCx Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
 - 3: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
 - 4: The default divisor of the postscaler is 2, which will generate a 4 MHz clock to the PLL module.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit
	If FSCM is enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	<u>If FSCM is disabled (FCKSM1 = 0):</u>
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit ⁽²⁾
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit ⁽³⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	POSCEN: Primary Oscillator Sleep Enable bit
	1 = Primary Oscillator continues to operate during Sleep mode
	0 = Primary Oscillator is disabled during Sleep mode
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enables Secondary Oscillator
	0 = Disables Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiates an oscillator switch to a clock source specified by the NOSC<2:0> bits
	0 = Oscillator switch is complete

- **Note 1:** Reset values for these bits are determined by the FNOSCx Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
 - **3:** This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
 - 4: The default divisor of the postscaler is 2, which will generate a 4 MHz clock to the PLL module.

REGISTER 9-2	2: CLKD	IV: CLOCK D		SISTER	
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
CPDIV1	CPDIV0	PLLEN	_	—	_		—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable		U = Unimplem		d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 15	1 = Interrupts	on Interrupt bi clear the DOZI have no effect	EN bit and res	et the CPU peri N bit	pheral clock ra	itio to 1:1	
bit 14-12	14-12 DOZE<2:0>: CPU Peripheral Clock Ratio Select bits 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 (default) 010 = 1:4 001 = 1:2						
bit 11	000 = 1:1 DOZEN: Doze	e Enable bit ⁽¹⁾					
		0> bits specify pheral clock ra		oheral clock ratio	0		
bit 10-8							
bit 7-6	000 = 8 MHz (divide-by-1)						
bit 5	PLLEN: USB 1 = PLL is alw 0 = PLL is onl	PLL Enable bit ays active y active when a	a PLL Oscillato	or mode is selec	ted (OSCCON	√<14:12> = 012	L or 001)
bit 4-0	4-0 Unimplemented: Read as '0'						
Note 1: ⊤	1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.						

2: This setting is not allowed while the USB module is enabled.

R/W-0	U-0	R/W-0	R/W-0	R-0	R/W-0	R-0	R/W-0	
STEN		STSIDL	STSRC ⁽¹⁾	STLOCK	STLPOL	STOR	STORPOL	
bit 15							bit	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		TUN5 ⁽²⁾	TUN4 ⁽²⁾	TUN3 ⁽²⁾	TUN2 ⁽²⁾	TUN1 ⁽²⁾	TUN0 ⁽²⁾	
bit 7							bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unk	nown	
bit 15	STEN: FRC	Self-Tune Enat	le bit					
		If-tuning is enab						
		If-tuning is disat		n may optionally	y control TUNx	bits		
bit 14	-	nted: Read as '						
bit 13		C Self-Tune Sto	•					
		ing stops during ing continues d						
bit 12		C Self-Tune Re	•					
		tuned to approx			ock tolerance			
		tuned to approx				ce		
bit 11	STLOCK: F	STLOCK: FRC Self-Tune Lock Status bit						
		curacy is currer curacy may not	•			•		
bit 10		RC Self-Tune Lo						
		une lock interrup une lock interrup						
bit 9		Self-Tune Out	•					
		reference clock		U U		Ų I	med	
bit 8		FRC Self-Tune		•	•			
	1 = A self-tu	une out of range une out of range	interrupt is ger	nerated when S	TOR is '0'			
bit 7-6		nted: Read as '						
bit 5-0	TUN<5:0>:	FRC Oscillator	Funing bits ⁽²⁾					
		laximum freque						
	• • •							
	111111 =	enter frequency	, oscillator is ru	nning at factory	/ calibrated free	quency		
	••• 100001 =							
		linimum frequer	cy deviation					
	Jse of either clo	ock tuning refere	nce source has	s specific applic	ation requireme	ents. See <mark>Sec</mark>	tion 9.5 "FR	
	CIVE CIOCK II	uning" for detai						

2: These bits are read-only when STEN = 1.

9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in CW2 must be programmed to '0'. (Refer to **Section 34.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled; this is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled) or SOSC (if SOSCEN remains set).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write the new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of the failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

	;Place the new oscillator selection in WO ;OSCCONH (high byte) Unlock Sequence
	MOV #OSCCONH, w1
	MOV #0x78, w2
	MOV #0x9A, w3
	MOV.b w2, [w1]
	MOV.b w3, [w1]
	;Set new oscillator selection
	MOV.b WREG, OSCCONH
	;OSCCONL (low byte) unlock sequence
	MOV #OSCCONL, w1
	MOV #0x46, w2
	MOV #0x57, w3
	MOV.b w2, [w1]
	MOV.b w3, [w1]
	;Start oscillator switch operation
	BSET OSCCON, #0
1	

9.5 FRC Active Clock Tuning

PIC24FJ128GC010 family devices include an automatic mechanism to calibrate the FRC during run time. This system uses active clock tuning from a source of known accuracy to maintain the FRC within a very narrow margin of its nominal 8 MHz frequency. This allows for a frequency accuracy that is well within the requirements of the *"USB 2.0 Specification"*, regarding full-speed USB devices.

Note:	The self-tune feature maintains sufficient
	accuracy for operation in USB Device
	mode. For applications that function as a
	USB host, a high-accuracy clock source
	(±0.05%) is still required.

The self-tune system is controlled by the bits in the upper half of the OSCTUN register. Setting the STEN bit (OSCTUN<15>) enables the self-tuning feature, allowing the hardware to calibrate to a source selected by the STSRC bit (OSCTUN<12>). When STSRC = 1, the system uses the Start-of-Frame (SOF) packets from an external USB host for its source. When STSRC = 0, the system uses the crystal-controlled SOSC for its calibration source. Regardless of the source, the system uses the TUN<5:0> bits (OSCTUN<5:0>) to change the FRC Oscillator's frequency. Frequency monitoring and adjustment is dynamic, occurring continuously during run time. While the system is active, the TUNx bits cannot be written to by software.

Note:	To use the USB as a reference clock tuning source (STSRC = 1), the micro- controller must be configured for USB device operation and connected to a non-suspended USB host or hub port.
	If the SOSC is to be used as the reference clock tuning source (STSRC = 0), the SOSC must also be enabled for clock tuning to occur.

The self-tune system can generate a hardware interrupt, FSTIF. The interrupt can result from a drift of the FRC from the reference by greater than 0.2% in either direction, or whenever the frequency deviation is beyond the ability of the TUNx bits to correct (i.e., greater than 1.5%). The STLOCK and STOR status bits (OSCTUN<11,9>) are used to indicate these conditions.

The STLPOL and STORPOL bits (OSCTUN<10,8>) configure the FSTIF interrupt to occur in the presence or the absence of the conditions. It is the user's responsibility to monitor both the STLOCK and STOR bits to determine the exact cause of the interrupt.

Note: The STLPOL and STORPOL bits should be ignored when the self-tune system is disabled (STEN = 0).

9.6 Oscillator Modes and USB Operation

Because of the timing requirements imposed by USB, an internal clock of 48 MHz is required at all times while the USB module is enabled and not in a suspended operating state. Since this is well beyond the maximum CPU clock speed, a method is provided to internally generate both the USB and system clocks from a single oscillator source. PIC24FJ128GC010 family devices use the same clock structure as most other PIC24FJ devices, but include a two-branch PLL system to generate the two clock signals.

The USB PLL block is shown in Figure 9-2. In this system, the input from the Primary Oscillator is divided down by a PLL prescaler to generate a 4 MHz output. This is used to drive an on-chip, 96 MHz PLL frequency multiplier to drive the two clock branches. One branch uses a fixed, divide-by-2 frequency divider to generate the 48 MHz USB clock. The other branch uses a fixed, divide-by-3 frequency divider and configurable PLL prescaler/divider to generate a range of system clock frequencies. The CPDIV<1:0> bits select the system clock speed; available clock options are listed in Table 9-2.

The USB PLL prescaler does not automatically sense the incoming oscillator frequency. The user must manually configure the PLL divider to generate the required 4 MHz output, using the PLLDIV<3:0> Configuration bits. This limits the choices for Primary Oscillator frequency to a total of 8 possibilities, shown in Table 9-3.

TABLE 9-2: SYSTEM CLOCK OPTIONS DURING USB OPERATION


MCU Clock Division (CPDIV<1:0>)	Microcontroller Clock Frequency
None (00)	32 MHz
÷2(01)	16 MHz
÷4 (10) ⁽¹⁾	8 MHz
÷8 (11) ⁽¹⁾	4 MHz

Note 1: This is not compatible with USB operation. The USB module must be disabled to use this system clock option.

TABLE 9-3: VALID PRIMARY OSCILLATOR CONFIGURATIONS FOR USB OPERATIONS

Input Oscillator Frequency	Clock Mode	PLL Division (PLLDIV<3:0>)
48 MHz	ECPLL	÷ 12 (0111)
32 MHz	HSPLL, ECPLL	÷8(0110)
24 MHz	HSPLL, ECPLL	÷6(0101)
20 MHz	HSPLL, ECPLL	÷5 (0100)
16 MHz	HSPLL, ECPLL	÷4 (0011)
12 MHz	HSPLL, ECPLL	÷3(0010)
8 MHz	ECPLL, XTPLL, FRCPLL ⁽¹⁾	÷2(0001)
4 MHz	ECPLL, XTPLL, FRCPLL ⁽¹⁾	÷1 (0000)

Note 1: This requires the use of the FRC self-tune feature to maintain required clock accuracy.



9.6.1 CONSIDERATIONS FOR USB OPERATION

When using the USB On-The-Go module in PIC24FJ128GC010 family devices, users must always observe these rules in configuring the system clock:

- The oscillator modes listed in Table 9-3 are the only oscillator configurations that permit USB operation. There is no provision to provide a separate external clock source to the USB module.
- For USB operation, the selected clock source (EC, HS or XT) must meet the USB clock tolerance requirements.
- When the FRCPLL Oscillator mode is used for USB applications, the FRC self-tune system should be used as well. While the FRC is accurate, the only two ways to ensure the level of accuracy required by the *"USB 2.0 Specification"*, throughout the application's operating range, are either the self-tune system or manually changing the TUN<5:0> bits.
- The user must always ensure that the FRC source is configured to provide a frequency of 4 MHz or 8 MHz (RCDIV<2:0> = 001 or 000) and that the USB PLL prescaler is configured appropriately.
- All other oscillator modes are available; however, USB operation is not possible when these modes are selected. They may still be useful in cases where other power levels of operation are desirable and the USB module is not needed (e.g., the application is Sleeping and waiting for a bus attachment).

9.7 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FJ128GC010 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 9-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV<3:0> bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the POSCEN bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

9.8 Secondary Oscillator

9.8.1 BASIC SOSC OPERATION

PIC24FJ128GC010 family devices do not have to set the SOSCEN bit to use the Secondary Oscillator. Any module requiring the SOSC (such as RTCC, Timer1 or DSWDT) will automatically turn on the SOSC when the clock signal is needed. The SOSC, however, has a long start-up time (as long as 1 second). To avoid delays for peripheral start-up, the SOSC can be manually started using the SOSCEN bit.

To use the Secondary Oscillator, the SOSCSEL bit (CW3<8>) must be set to '1'. Programming the SOSCSEL bit to '0' configures the SOSC pins for Digital mode, enabling digital I/O functionality on the pins.

9.8.2 CRYSTAL SELECTION

The 32.768 kHz crystal used for the SOSC must have the following specifications in order to properly start up and run at the correct frequency:

- 12.5 pF loading capacitance
- 1.0 pF shunt capacitance
- A typical ESR of 50K; 70K maximum

In addition, the two external crystal loading capacitors should be in the range of 22-27 pF, which will be based on the PC board layout. The capacitors should be COG, 5% tolerance and rated 25V or greater.

The accuracy and duty cycle of the SOSC can be measured on the REFO pin and is recommended to be in the range of 40-60% and accurate to ± 0.65 Hz.

Note: Do not enable the LCD segment pin, SEG17, on RD0 when using the 64-pin package if the SOSC is used for time-sensitive applications. Avoid high-frequency traces adjacent to the SOSCO and SOSCI pins as this can cause errors in the SOSC frequency and/or duty cycle.

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

					_		5444			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ROEN	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	—	—	_	—	—			
bit 7							bit C			
Legend:										
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15	1 = Reference	ence Oscillator e oscillator is er e oscillator is dis	abled on the							
bit 14	Unimplemen	ted: Read as '0	'							
bit 13	ROSSLP: Re	ference Oscillat	or Output Sto	p in Sleep bit						
	1 = Reference oscillator continues to run in Sleep									
	0 = Reference	e oscillator is di	sabled in Slee	р						
bit 12	ROSEL: Reference Oscillator Source Select bit									
	the FOS	Dscillator is use C<2:0> bits; cry lock is used as	stal maintains	the operation in	n Sleep mode.		-			
bit 11-8	 0 = System clock is used as the base clock; base clock reflects any clock switching of the device RODIV<3:0>: Reference Oscillator Divisor Select bits 									
	1110 = Base 1101 = Base 1011 = Base 1010 = Base 1001 = Base 0101 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base 0011 = Base	clock value divi clock value divi	ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4							
bit 7-0		ted: Read as '0	,							
Dit 7-0	ommplemen	ieu. Neau do U	1							

NOTES:

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24FJ devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Power-Saving Features with Deep Sleep"* (DS39727).

The PIC24FJ128GC010 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked reduces consumed power.

PIC24FJ128GC010 family devices manage power consumption with five strategies:

- Instruction-Based Power Reduction Modes
- Hardware-Based Power Reduction Features
- Clock Frequency Control
- Software Controlled Doze Mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

10.1 Overview of Power-Saving Modes

In addition to full-power operation, otherwise known as Run mode, the PIC24FJ128GC010 family of devices offers three Instruction-Based Power-Saving modes and one Hardware-Based mode:

- Idle
- Sleep (Sleep and Low-Voltage Sleep)
- Deep Sleep (with and without retention)
- VBAT (with and without RTCC)

All four modes can be activated by powering down different functional areas of the microcontroller, allowing progressive reductions of operating and Idle power consumption. In addition, three of the modes can be tailored for more power reduction, at a trade-off of some operating features. Table 10-1 lists all of the operating modes, in order of increasing power savings. Table 10-2 summarizes how the microcontroller exits the different modes. Specific information is provided in the following sections.

	Entry	Active Systems						
Mode		Core	Peripherals	Data RAM Retention	RTCC ⁽¹⁾	DSGPR0/ DSGPR1 Retention		
Run (default)	N/A	Y	Y	Y	Y	Y		
Idle	Instruction	Ν	Y	Y	Y	Y		
Sleep:								
Sleep	Instruction	Ν	S ⁽²⁾	Y	Y	Y		
Low-Voltage Sleep	Instruction + RETEN bit	Ν	S ⁽²⁾	Y	Y	Y		
Deep Sleep:								
Retention Deep Sleep	Instruction + DSEN bit + RETEN bit	Ν	N	Y	Y	Y		
Deep Sleep	Instruction + DSEN bit	Ν	Ν	N	Y	Y		
VBAT:								
with RTCC	Hardware	Ν	N	N	Y	Y		
w/o RTCC	Hardware + RTCBAT Config. bit	Ν	N	Ν	Ν	Y		

TABLE 10-1: OPERATING MODES FOR PIC24FJ128GC010 FAMILY DEVICES

Note 1: If RTCC is otherwise enabled in firmware.

2: A select peripheral can operate during this mode from LPRC or some external clock.

TABLE 10-2: EXITING POWER SAVING MODES

	Exit Conditions								Code
Mode	Interrupts		Resets		RTCC		VDD	Execution	
	All	INT0	All	POR	MCLR	Alarm	WDT	Restore ⁽²⁾	Resumes
Idle	Y	Y	Y	Y	Y	Y	Y	N/A	Next instruction
Sleep (all modes)	Y	Y	Y	Y	Y	Y	Y	N/A	
Deep Sleep	Ν	Y	N	Y	Y	Y	Y(1)	N/A	Reset vector
Retention Deep Sleep	Ν	Y	Ν	Y	Y	Y	Y(1)	N/A	Next instruction
VBAT	Ν	N	Ν	N	N	N	N	Y	Reset vector

Note 1: Deep Sleep WDT.

2: A POR or POR-like Reset results whenever VDD is removed and restored in any mode except for Retention Deep Sleep.

10.1.1 INSTRUCTION-BASED POWER-SAVING MODES

Three of the power-saving modes are entered through the execution of the PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals, except RTCC and DSWDT. It also freezes I/O states and removes power to Flash memory, and may remove power to SRAM.

The assembly syntax of the PWRSAV instruction is shown in Example 10-1. Sleep and Idle modes are entered directly with a single assembler command. Deep Sleep requires an additional sequence to unlock and enable the entry into Deep Sleep, which is described in Section 10.4.2 "Entering Deep Sleep Mode".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

The features enabled with the low-voltage/retention regulator result in some changes to the way that Sleep and Deep Sleep modes behave. See Section 10.3 "Sleep Mode" and Section 10.4 "Deep Sleep Mode" for additional information.

10.1.1.1 Interrupts Coincident with Power Save Instructions

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

For Deep Sleep mode, interrupts that coincide with the execution of the PWRSAV instruction may be lost. If the low-voltage/retention regulator is not enabled, the microcontroller resets on leaving Deep Sleep and the interrupt will be lost. If the low-voltage/retention regulator is enabled, the microcontroller will exit Deep Sleep and the interrupt will then be handled.

Interrupts that occur during the Deep Sleep unlock sequence will interrupt the mandatory five-instruction cycle sequence timing and cause a failure to enter Deep Sleep. For this reason, it is recommended to disable all interrupts during the Deep Sleep unlock sequence.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

```
// Syntax to enter Sleep mode:
PWRSAV
          #SLEEP_MODE
                             ; Put the device into SLEEP mode
//Synatx to enter Idle mode:
PWRSAV
         #IDLE_MODE
                            ; Put the device into IDLE mode
11
// Syntax to enter Deep Sleep mode:
// First use the unlock sequence to set the DSEN bit (see Example 10-2)
         DSCON, #DSEN ;Enable Deep Sleep
BSET
BSET
          DSCON, #DSEN
                            ; Enable Deep Sleep(repeat the command)
PWRSAV
          #SLEEP_MODE
                             ; Put the device into Deep SLEEP mode
```

10.1.2 HARDWARE-BASED POWER-SAVING MODE

The hardware-based VBAT mode does not require any action by the user during code development. Instead, it is a hardware design feature that allows the micro-controller to retain critical data (using the DSGPRx registers) and maintain the RTCC when VDD is removed from the application. This is accomplished by supplying a backup power source to a specific power pin. VBAT mode is described in more detail in Section 10.5 "Vbat Mode".

10.1.3 LOW-VOLTAGE/RETENTION REGULATOR

PIC24FJ128GC010 family devices incorporate a second on-chip voltage regulator, designed to provide power to select microcontroller features at 1.2V, nominal. This regulator allows features, such as data RAM and the WDT, to be maintained in power-saving modes where they would otherwise be inactive, or maintain them at a lower power than would otherwise be the case.

The low-voltage/retention regulator is only available when Sleep or Deep Sleep modes are invoked. It is controlled by the LPCFG Configuration bit (CW1<10>) and in firmware by the RETEN bit (RCON<12>). LPCFG must be programmed (= 0) and the RETEN bit must be set (= 1) for the regulator to be enabled.

10.2 Idle Mode

Idle mode provides these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.8 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

10.3 Sleep Mode

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC, with LPRC as the clock source, is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification (ICN) on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

10.3.1 LOW-VOLTAGE/RETENTION SLEEP MODE

Low-Voltage/Retention Sleep mode functions as Sleep mode with the same features and wake-up triggers. The difference is that the low-voltage/retention regulator allows Core Digital Logic Voltage (VCORE) to drop to 1.2V nominal. This permits an incremental reduction of power consumption over what would be required if VCORE was maintained at a 1.8V (minimum) level.

Low-Voltage Sleep mode requires a longer wake-up time than Sleep mode, due to the additional time required to bring VCORE back to 1.8V (known as TREG). In addition, the use of the low-voltage/retention regulator limits the amount of current that can be sourced to any active peripherals, such as the RTCC/LCD, etc.

10.4 Deep Sleep Mode

Deep Sleep mode provides the lowest levels of power consumption available from the Instruction-Based modes. PIC24FJ128GC010 family devices have two Deep Sleep modes: Legacy Deep Sleep, found in other PIC24F devices, and Retention Deep Sleep, described below.

Deep Sleep modes have these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Deep Sleep mode if the WDT, or RTCC with LPRC as the clock source, is enabled.
- The dedicated Deep Sleep WDT and BOR systems, if enabled, are used.
- The RTCC and its clock source continue to run, if enabled. All other peripherals are disabled.

Entry into Deep Sleep mode is completely under software control. Exit from the Deep Sleep modes can be triggered from any of the following events:

- POR event
- MCLR event
- RTCC alarm (if the RTCC is present)
- External Interrupt 0
- Deep Sleep Watchdog Timer (DSWDT) time-out

10.4.1 RETENTION DEEP SLEEP

Unlike Deep Sleep mode, Retention Deep Sleep mode represents an incremental increase in power consumption. Although it also allows the device to operate at a VCORE of 1.2V, the low-voltage/retention regulator is used in this mode to maintain the contents of the data RAM, which slightly increases current consumption. Maintaining data RAM (including the SFRs) has several effects that make Retention Deep Sleep different form Deep Sleep:

- The wake-up sources are the same as those for Deep Sleep mode.
- Wake-up from Retention Deep Sleep allows the device to resume its previous state and start code execution where it left off, instead of restarting at the Reset vector (as with Deep Sleep).

10.4.2 ENTERING DEEP SLEEP MODE

Deep Sleep mode is entered by setting the DSEN bit in the DSCON register and then executing a Sleep command (PWRSAV #SLEEP_MODE) within one instruction cycle to minimize the chance that Deep Sleep will be spuriously entered. If the low-voltage/retention regulator is already enabled, prior to setting the DSEN bit, the device will enter Retention Deep Sleep.

If the PWRSAV command is not given within one instruction cycle, the DSEN bit will be cleared by the hardware and must be set again by the software before entering Deep Sleep mode. The DSEN bit is also automatically cleared when exiting Deep Sleep mode.

Note:	To re-enter Deep Sleep after a Deep Sleep
	wake-up, allow a delay of at least 3 TCY
	after clearing the RELEASE bit.

The sequence to enter Deep Sleep mode is:

- If the application requires the Deep Sleep WDT, enable it and configure its clock source. For more information on Deep Sleep WDT, see Section 10.4.6 "Deep Sleep WDT".
- If the application requires Deep Sleep BOR, enable it by programming the DSBOREN Configuration bit (CW4<6>).
- If the application requires wake-up from Deep Sleep on RTCC alarm, enable and configure the RTCC module. For more information on RTCC, see Section 23.0 "Real-Time Clock and Calendar (RTCC)".
- 4. If needed, save any critical application context data by writing it to the DSGPR0 and DSGPR1 registers (optional).
- 5. Enable Deep Sleep mode by setting the DSEN bit (DSCON<15>).
 - Note: A repeat sequence is required to set the DSEN bit. The repeat sequence (repeating the instruction twice) is required to write to any of the Deep Sleep registers (DSCON, DSWAKE, DSGPR0, DSGPR1). This is required to prevent the user from entering Deep Sleep by mistake. Any write to these registers has to be done twice to actually complete the write (see Example 10-2).
- 6. Enter Deep Sleep mode by issuing 3 NOP commands and then a PWRSAV #0 instruction.

Any time the DSEN bit is set, all bits in the DSWAKE register will be automatically cleared.

EXAMPLE 10-2: THE REPEAT SEQUENCE

Example 1: #8000, w2 mov ; enable DS w2, DSCON mov mov w2, DSCON ; second write required to actually write to DSCON Example 2: bset DSCON, #15 nop nop nop DSCON, #15 ; enable DS (two writes required) bset

10.4.3 EXITING DEEP SLEEP MODES

Deep Sleep modes exit on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the MCLR pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

Note: Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.

Wake-up events that occur from the time Deep Sleep exits, until the time the POR sequence completes, are not ignored. The DSWAKE register will capture ALL wake-up events, from setting DSEN to clearing RELEASE. The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

10.4.4 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved, prior to Deep Sleep, may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

10.4.5 I/O PINS IN DEEP SLEEP MODES

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRISx bit set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRISx bit clear), prior to entry into Deep Sleep, remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LATx bit at the time of entry into Deep Sleep.

Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>), are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>), the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRISx and LATx bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released, similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a MCLR Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid, and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit (OSCCON<1>) cannot take effect until the RELEASE bit is cleared.

In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

10.4.6 DEEP SLEEP WDT

To enable the DSWDT in Deep Sleep mode, program the Configuration bit, DSWDTEN (CW4<7>). The device WDT need not be enabled for the DSWDT to function. Entry into Deep Sleep modes automatically resets the DSWDT.

The DSWDT clock source is selected by the DSWDTOSC Configuration bit (CW4<5>). The postscaler options are programmed by the DSWDPS<4:0> Configuration bits (CW4<4:0>). The minimum time-out period that can be achieved is 1 ms and the maximum is 25.7 days. For more details on DSWDT configuration options, refer to Section 34.0 "Special Features".

10.4.6.1 Switching Clocks in Deep Sleep Mode

Both the RTCC and the DSWDT may run from either SOSC or the LPRC clock source. This allows both the RTCC and DSWDT to run without requiring both the LPRC and SOSC to be enabled together, reducing power consumption.

Running the RTCC from LPRC will result in a loss of accuracy in the RTCC, of approximately 5 to 10%. If a more accurate RTCC is required, it must be run from the SOSC clock source. The RTCC clock source is selected with the RTCLK<1:0> bits (RTCPWC<11:10>).

Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled) without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

10.4.7 CHECKING AND CLEARING THE STATUS OF DEEP SLEEP

Upon entry into Deep Sleep mode, the status bit, DPSLP (RCON<10>), becomes set and must be cleared by the software.

On power-up, the software should read this status bit to determine if the Reset was due to an exit from Deep Sleep mode and clear the bit if it is set. Of the four possible combinations of DPSLP and POR bit states, three cases can be considered:

- Both the DPSLP and POR bits are cleared. In this case, the Reset was due to some event other than a Deep Sleep mode exit.
- The DPSLP bit is clear, but the POR bit is set; this is a normal POR.
- Both the DPSLP and POR bits are set. This means that Deep Sleep mode was entered, the device was powered down and Deep Sleep mode was exited.

10.4.8 POWER-ON RESETS (PORs)

VDD voltage is monitored to produce PORs. Since exiting from Deep Sleep mode functionally looks like a POR, the technique described in Section 10.4.7 "Checking and Clearing the Status of Deep Sleep" should be used to distinguish between Deep Sleep and a true POR event. When a true POR occurs, the entire device, including all Deep Sleep logic (Deep Sleep registers, RTCC, DSWDT, etc.), is reset.

10.5 VBAT Mode

This mode represents the lowest power state that the microcontroller can achieve and still resume operation. VBAT mode is automatically triggered when the micro-controller's main power supply on VDD fails. When this happens, the microcontroller's on-chip power switch connects to a backup power source, such as a battery, supplied to the VBAT pin. This maintains a few key systems at an extremely low-power draw until VDD is restored.

The power supplied on VBAT only runs two systems: the RTCC and the Deep Sleep Semaphore registers (DSGPR0 and DSGPR1). To maintain these systems during a sudden loss of VDD, it is essential to connect a power source, other than VDD or AVDD, to the VBAT pin.

When the RTCC is enabled, it continues to operate with the same clock source (SOSC or LPRC) that was selected prior to entering VBAT mode. There is no provision to switch to a lower power clock source after the mode switch.

Since the loss of VDD is usually an unforeseen event, it is recommended that the contents of the Deep Sleep Semaphore registers be loaded with the data to be retained at an early point in code execution.

10.5.1 VBAT MODE WITH NO RTCC

By disabling RTCC operation during VBAT mode, power consumption is reduced to the lowest of all power-saving modes. This is done by programming the RTCBAT Configuration bit (CW4<9>) to '0'. In this mode, only the Deep Sleep Semaphore registers are maintained.

10.5.2 WAKE-UP FROM VBAT MODES

When VDD is restored to a device in VBAT mode, it automatically wakes. Wake-up occurs with a POR, after which, the device starts executing code from the Reset vector. All SFRs, except the Deep Sleep Semaphore registers, are reset to their POR values. IF the RTCC was not configured to run during VBAT mode, it will remain disabled and RTCC will not run. Wake-up timing is similar to that for a normal POR. To differentiate a wake-up from VBAT mode from other POR states, check the VBAT status bit (RCON2<0>). If this bit is set while the device is starting to execute the code from the Reset vector, it indicates that there has been an exit from VBAT mode. The application must clear the VBAT bit to ensure that future VBAT wake-up events are captured.

If a POR occurs without a power source connected to the VBAT pin, the VBPOR bit (RCON2<1>) is set. If this bit is set on a POR, it indicates that a battery needs to be connected to the VBAT pin.

In addition, if the VBAT power source falls below the level needed for Deep Sleep semaphore operation while in VBAT mode (e.g., the battery has been drained), the VBPOR bit will be set. VBPOR is also set when the microcontroller is powered up the very first time, even if power is supplied to VBAT.

10.5.3 I/O PINS DURING VBAT MODES

All I/O pins switch to Input mode during VBAT mode. The only exceptions are the SOSCI and SOSCO pins, which maintain their states if the Secondary Oscillator is being used as the RTCC clock source. It is the user's responsibility to restore the I/O pins to their proper states, using the TRISx and LATx bits, once VDD has been restored.

10.5.4 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As with Deep Sleep mode (i.e., without the low-voltage/retention regulator), all SFRs are reset to their POR values after VDD has been restored. Only the Deep Sleep Semaphore registers are preserved. Applications which require critical data to be saved should save it in DSGPR0 and DSGPR1.

Note: If the VBAT mode is not used, it is recommended to connect the VBAT pin to VDD.

The POR should be enabled for the reliable operation of the $\ensuremath{\mathsf{VBAT}}$.

REGISTER 10-1: DSCON: DEEP SLEEP CONTROL REGISTER⁽¹⁾

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
DSEN		_	_	_	_	_	_		
bit 15		-	•				bit 8		
U-0	U-0	U-0	U-0	U-0	r-0	R/W-0	R/C-0, HS		
—	—	—	—	—	r	DSBOR ⁽²⁾	RELEASE		
bit 7							bit (
Legend:		C = Clearabl	e bit	U = Unimpleme	ented bit, read a	as 'O'			
R = Readab	le bit	W = Writable	bit	HS = Hardware Settable bit r = Reserved bit					
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown					
bit 15	1 = Enters D		bit execution of PW execution of P						
bit 14-3	Unimplemer	nted: Read as	'0'						
bit 2	Reserved: N	laintain as '0'							
bit 1	DSBOR: De	ep Sleep BOR	Event bit ⁽²⁾						
	 1 = The DSBOR was active and a BOR event was detected during Deep Sleep 0 = The DSBOR was not active or was active but did not detect a BOR event during Deep Sleep 								
bit 0	RELEASE: I	/O Pin State Re	elease bit						
 1 = Upon waking from Deep Sleep, I/O pins maintain their states previous to Deep Sleep entry 0 = Releases I/O pins from their state previous to Deep Sleep entry, and allows their respective TRI- and LATx bits to control their states 									

- Note 1: All register bits are reset only in the case of a POR event outside of Deep Sleep mode.
 - **2:** Unlike all other events, a Deep Sleep BOR event will NOT cause a wake-up from Deep Sleep; this re-arms the POR.

REGISTER 10-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	—	—	—	—	DSINT0
bit 15							bit 8

R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0
DSFLT	—	—	DSWDT	DSRTCC	DSMCLR	—	—
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9	Unimplemented: Read as '0'
bit 8	DSINT0: Deep Sleep Interrupt-on-Change bit
	1 = Interrupt-on-change was asserted during Deep Sleep
	0 = Interrupt-on-change was not asserted during Deep Sleep
bit 7	DSFLT: Deep Sleep Fault Detect bit
	 1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corrupted
	0 = No Fault was detected during Deep Sleep
bit 6-5	Unimplemented: Read as '0'
bit 4	DSWDT: Deep Sleep Watchdog Timer Time-out bit
	1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep
	0 = The Deep Sleep Watchdog Timer did not time out during Deep Sleep
bit 3	DSRTCC: Deep Sleep Real-Time Clock and Calendar Alarm bit
	1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep
	0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep
bit 2	DSMCLR: Deep Sleep MCLR Event bit
	1 = The MCLR pin was active and was asserted during Deep Sleep
	0 = The MCLR pin was not active or was active, but not asserted during Deep Sleep
bit 1-0	Unimplemented: Read as '0'

Note 1: All register bits are cleared when the DSEN (DSCON<15>) bit is set.

REGISTER 10-3: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0		
 bit 15			_			—	 bit 8		
DIL 15							DILO		
U-0	U-0	U-0	r-0	R/CO-1	R/CO-1	R/CO-1	R/CO-0		
—	_		r	VDDBOR ⁽¹⁾	VDDPOR ^(1,2)	VBPOR ^(1,3)	VBAT ⁽¹⁾		
bit 7	·			·			bit 0		
Legend:		CO = Clearab	e Only bit	r = Reserved	bit				
R = Reada	able bit	W = Writable t	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 3 bit 2	1 = A VDD 0 = A VDD VDDPOR: 1 = A VDD	Reserved: Maintain as '0' VDDBOR: VDD Brown-out Reset Flag bit ⁽¹⁾ 1 = A VDD Brown-out Reset has occurred (set by hardware) 0 = A VDD Brown-out Reset has not occurred VDDPOR: VDD Power-on Reset Flag bit ^(1,2) 1 = A VDD Power-on Reset has occurred (set by hardware) 0 = A VDD Power-on Reset has not occurred							
bit 1 VBPOR: VBAT Power-on Reset Flag bit ^(1,3) 1 = A VBAT POR has occurred (no battery connected to the VBAT pin or VBAT power is below Deep Sleep semaphore retention level, set by hardware) 0 = A VBAT POR has not occurred bit 0 VBAT: VBAT Flag bit ⁽¹⁾ 1 = A POR exit has occurred while power was applied to the VBAT pin (set by hardware) 0 = A POR exit from VBAT has not occurred									
Note 1: 2:	Indicates a VDD	hardware only; it POR. Setting the	e POR bit (RC	ON<0>) indicat	tes a VCORE PC	PR.			

3: This bit is set when the device is originally powered up, even if power is present on VBAT.

10.6 Clock Frequency and Clock Switching

In Run and Idle modes, all PIC24FJ devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.7 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:8 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

10.8 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMDn Control registers (XXXMD bits are in PMDn registers, shown in Table 4-39).

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as when the PMD bits are used. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

NOTES:

11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "I/O Ports with Peripheral Pin Select (PPS)" (DS39711). The information in this data sheet supersedes the information in the FRM.

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the Parallel I/O ports. All I/O input ports feature Schmitt Trigger (ST) inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A Parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O and one register associated with their operation as analog inputs. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch; writes to the latch, write the latch. Reads from the port (PORTx), read the port pins; writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of inputs. RC13 and RC14 can be input ports only; they cannot be configured as outputs.




FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

11.1.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.1.2 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, each port pin can also be individually configured for either a digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

11.1.3 GPIO FUNCTIONS ON THE USB PINS

When the USB module is enabled, the USB module controls the RG2/RG3/RF7 port pins. General purpose input/output and related interrupt-on-change functionality can be made available on the RG2/RG3/RF7 pins when the USB module is disabled and the UTRDIS (U1CNFG2<0>) bit is set. Additionally, for general purpose digital input function on RF7/VBUS, the ANSF7 bit must be cleared.

11.2 Configuring Analog Port Pins (ANSx)

The ANSx and TRISx registers control the operation of the pins with analog function. Each port pin with analog function is associated with one of the ANSx bits (see Register 11-1 through Register 11-7), which decides if the pin function should be analog or digital. Refer to Table 11-1 for detailed behavior of the pin for different ANSx and TRISx bit settings.

When reading the PORTx register, all pins configured as analog input channels will read as cleared (a low level).

11.2.1 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Most input pins are able to handle DC voltages of up to 5.5V, a level typical for digital logic circuits. However, several pins can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should always be avoided.

Table 11-2 summarizes the different voltage tolerances. Refer to **Section 37.0 "Electrical Characteristics"** for more details.

Pin Function	ANSx Setting	TRISx Setting	Comments
Analog Input	1	1	It is recommended to keep ANSx = 1.
Analog Output	1	1	It is recommended to keep ANSx = 1.
Digital Input	0	1	Firmware must wait at least one instruction cycle after configuring a pin as a digital input before a valid input value can be read.
Digital Output	0	0	Make sure to disable the analog output function on the pin if any is present.

TABLE 11-1: CONFIGURING ANALOG/DIGITAL FUNCTION OF AN I/O PIN

TABLE 11-2: INPUT VOLTAGE LEVELS FOR PORT OR PIN TOLERATED DESCRIPTION INPUT

Port or Pin	Tolerated Input	Description		
PORTA<15:14,7:0> ⁽¹⁾				
PORTB<15:14,12,7,4,2>				
PORTC<4:1> ⁽¹⁾				
PORTD<15:0>(1)	5.5V	Tolerates input levels above VDD; useful for most standard logic.		
PORTE<9:8,4:0>(1)	-			
PORTF<13:12,8:7,5:0> ⁽¹⁾				
PORTG<15:12,1:0>(1)				
PORTA<10:9>				
PORTB<13,6:5,3,1:0>	-			
PORTC<15:12> ⁽¹⁾	VDD	Only VDD input levels are tolerated.		
PORTE<7:5>				
PORTG<9:6,3:2>	7			

Note 1: Not all of these pins are implemented in 64-pin devices. Refer to **Section 1.0 "Device Overview**" for a complete description of port pin implementation.

REGISTER 11-1: ANSA: PORTA ANALOG FUNCTION SELECTION REGISTER

R/W-1	R/W-1	U-0	U-0	U-0	R/W-1	R/W-1	U-0
ANSA15 ⁽¹⁾	ANSA14 ⁽¹⁾	—	—	—	ANSA10 ⁽¹⁾	ANSA9 ⁽¹⁾	—
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	U-0
ANSA7 ⁽¹⁾	ANSA6 ⁽¹⁾	ANSA5 ⁽¹⁾	ANSA4 ⁽¹⁾	—	—	ANSA1 ⁽¹⁾	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	Ì
bit 15-14			tion Selection		abled		
bit 13-11 bit 10-9	 1 = Pin is cor 0 = Pin is cor Unimplement ANSA<10:9> 1 = Pin is cor 0 = Pin is cor 	nfigured in Anal nfigured in Digit ted: Read as '(: Analog Functi nfigured in Anal nfigured in Digit	log mode; I/O p cal mode; I/O p o' ion Selection b log mode; I/O p cal mode; I/O p	oort read is dis ort read is ena its ⁽¹⁾ oort read is dis	bled abled		
bit 13-11 bit 10-9 bit 8	 1 = Pin is con 0 = Pin is con Unimplement ANSA<10:9> 1 = Pin is con 0 = Pin is con Unimplement 	nfigured in Anal nfigured in Digit ted: Read as '(: Analog Functi nfigured in Anal nfigured in Digit ted: Read as '(log mode; I/O p cal mode; I/O p o' ion Selection b log mode; I/O p cal mode; I/O p	oort read is dis ort read is ena its ⁽¹⁾ oort read is dis ort read is ena	bled abled		
bit 13-11 bit 10-9	1 = Pin is con 0 = Pin is con Unimplement ANSA<10:9> 1 = Pin is con 0 = Pin is con Unimplement ANSA<7:4>:	nfigured in Anal nfigured in Digit ted: Read as '(: Analog Functi nfigured in Anal nfigured in Digit ted: Read as '(Analog Functio	log mode; I/O p cal mode; I/O p o' ion Selection b log mode; I/O p cal mode; I/O p o' on Selection bit	oort read is dis ort read is ena its ⁽¹⁾ oort read is dis ort read is ena s ⁽¹⁾	bled abled bled		
bit 13-11 bit 10-9 bit 8	 1 = Pin is cor 0 = Pin is cor Unimplement ANSA<10:9> 1 = Pin is cor 0 = Pin is cor Unimplement ANSA<7:4>: 1 1 = Pin is cor 	nfigured in Anal nfigured in Digit ted: Read as '(: Analog Functi nfigured in Anal nfigured in Digit ted: Read as '(log mode; I/O p cal mode; I/O p ion Selection b log mode; I/O p cal mode; I/O p o' on Selection bit log mode; I/O p	oort read is dis ort read is ena its ⁽¹⁾ oort read is dis ort read is ena s ⁽¹⁾ oort read is dis	bled abled bled abled		
bit 13-11 bit 10-9 bit 8	 1 = Pin is con 0 = Pin is con Unimplement ANSA<10:9> 1 = Pin is con 0 = Pin is con Unimplement ANSA<7:4>: 1 = Pin is con 0 = Pin is con 	nfigured in Anal figured in Digit ted: Read as '(Analog Functin figured in Anal figured in Digit ted: Read as '(Analog Functio figured in Anal	log mode; I/O p cal mode; I/O p o' ion Selection b log mode; I/O p cal mode; I/O p o' in Selection bit log mode; I/O p cal mode; I/O p	oort read is dis ort read is ena its ⁽¹⁾ oort read is dis ort read is ena s ⁽¹⁾ oort read is dis	bled abled bled abled		
bit 13-11 bit 10-9 bit 8 bit 7-4	 1 = Pin is con 0 = Pin is con Unimplement ANSA<10:9>: 1 = Pin is con 0 = Pin is con Unimplement ANSA<7:4>: 1 = Pin is con 0 = Pin is con 0 = Pin is con 	nfigured in Anal nfigured in Digit ted: Read as '(: Analog Functi nfigured in Anal nfigured in Digit ted: Read as '(Analog Functio nfigured in Anal nfigured in Digit	log mode; I/O p cal mode; I/O p o' ion Selection b log mode; I/O p cal mode; I/O p o' on Selection bit log mode; I/O p cal mode; I/O p	oort read is dis ort read is ena its ⁽¹⁾ oort read is dis ort read is ena s ⁽¹⁾ oort read is dis	bled abled bled abled		
bit 13-11 bit 10-9 bit 8 bit 7-4 bit 3-2	 1 = Pin is con 0 = Pin is con Unimplement ANSA<10:9> 1 = Pin is con 0 = Pin is con Unimplement ANSA<7:4>: . 1 = Pin is con 0 = Pin is con Unimplement ANSA1: Analog 1 = Pin is con 	nfigured in Anal figured in Digit ted: Read as '(: Analog Function figured in Digit ted: Read as '(Analog Function figured in Anal figured in Digit ted: Read as '()	log mode; I/O p cal mode; I/O p con Selection b log mode; I/O p cal mode; I/O p con Selection bit log mode; I/O p cal mode; I/O p con selection bit log mode; I/O p	oort read is dis ort read is ena its ⁽¹⁾ oort read is dis ort read is ena s ⁽¹⁾ oort read is dis ort read is ena	bled abled bled bled bled		

Note 1: These bits are not available in 64-pin devices.

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
ANSB15	ANSB14	ANSB13	ANSB12	—	—	—	—
bit 15							bit 8
L							

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSB7 | ANSB6 | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	ANSB<15:12>: Analog Function Selection bits
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 11-8	Unimplemented: Read as '0'
bit 7-0	ANSB<7:0>: Analog Function Selection bits
	1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—		_	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	U-0
—	—	—	ANSC4 ⁽¹⁾	ANSC3 ⁽¹⁾	—	ANSC1 ⁽¹⁾	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5	Unimplemented: Read as '0'
bit 4-3	ANSC<4:3>: Analog Function Selection bits ⁽¹⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 2	Unimplemented: Read as '0'
bit 1	ANSC1: Analog Function Selection bit ⁽¹⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 0	Unimplemented: Read as '0'

Note 1: These bits are not available in 64-pin devices.

© 2012-2013 Microchip Technology Inc.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSD15 ⁽¹⁾	ANSD14 ⁽¹⁾	ANSD13 ⁽¹⁾	ANSD12 ⁽¹⁾	ANSD11	ANSD10	ANSD9	ANSD8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1
ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	—	ANSD0
bit 7	·	•	•				bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15-2	ANSD<15:2>	: Analog Funct	ion Selection b	its ⁽¹⁾			
	1 = Pin is configured in Analog mode; I/O port read is disabled						
	0 = Pin is con	figured in Digita	al mode; I/O po	ort read is enab	led		
bit 1	Unimplemented: Read as '0'						
bit 0	ANSD0: Analog Function Selection bit						
		-					

REGISTER 11-4: ANSD: PORTD ANALOG FUNCTION SELECTION REGISTER

Note 1:	These bits are not available in 64-pin devices.

REGISTER 11-5:	ANSE: PORTE ANALOG FUNCTION SELECTION REGISTER ⁽¹⁾

1 = Pin is configured in Analog mode; I/O port read is disabled
 0 = Pin is configured in Digital mode; I/O port read is enabled

U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	U-0
	—	—		—	—	ANSE9	—
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
ANSE7	ANSE6	ANSE5	ANSE4	—	—	—	—
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-10	Unimplemer	nted: Read as '	0'				
bit 9	ANSE9: Ana	log Function Se	election bit				
		•	•	port read is disa port read is enal			
hit 8	Unimplomor	Unimplemented: Pead as '0'					

bit 8 Unimplemented: Read as '0'

- 1 = Pin is configured in Analog mode; I/O port read is disabled
- 0 = Pin is configured in Digital mode; I/O port read is enabled
- bit 3-0 Unimplemented: Read as '0'

Note 1: This register is not available in 64-pin devices.

U-0	U-0	R/W-1	U-0	U-0	U-0	U-0	R/W-1
_	_	ANSF13 ⁽¹⁾	_	_	_	_	ANSF8 ⁽¹⁾
bit 15		·					bit 8
R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1
ANSF7		ANSF5	ANSF4	ANSF3	ANSF2 ⁽¹⁾	—	ANSF0
bit 7							bit (
Lovende							
Legend: R = Readab	le bit	W = Writable t	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 12-9	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled Unimplemented: Read as '0' 						
bit 8-7	•	Analog Function		(1)			
	1 = Pin is co	onfigured in Anal	og mode; I/O	port read is disa			
bit 6	Unimpleme	nted: Read as '0	,				
bit 5-2	ANSF<5:2>:	Analog Function	n Selection bit	(1)			
		onfigured in Anal onfigured in Digit	•				
bit 1	Unimpleme	nted: Read as '0	,				
bit 0	ANSF0: Ana	log Function Sel	ection bit				
		onfigured in Anal onfigured in Digit					
bit U	1 = Pin is co	onfigured in Anal	og mode; I/O				

Note 1: These bits are not available in 64-pin devices.

R/W-1	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1
ANSG15 ⁽¹⁾	_	—	—		—	ANSG9	ANSG8
bit 15							bit 8
R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSG7	ANSG6	—		—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bit U = Unimplemented bit, r		nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set	set '0' = Bit is cleared		ared	x = Bit is unknown	
bit 15		alog Function S					
		nfigured in Anal nfigured in Digit					
bit 14-10	Unimplemen	ted: Read as 'd)'				
bit 9-6	ANSG<9:6>:	• • • • • • • • • • • • • • • • • • •					
		nfigured in Anal	•				
	0 = Pin is cor	nfigured in Digit	al mode; I/O p	ort read is enal	bled		
bit 5-0	Unimplemen	ted: Read as 'd)'				

REGISTER 11-7: ANSG: PORTG ANALOG FUNCTION SELECTION REGISTER

Note 1: This bit is not available in 64-pin devices.

11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC24FJ128GC010 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 82 external inputs that may be selected (enabled) for generating an interrupt request on a Change-of-State.

Registers, CNEN1 through CNEN6, contain the interrupt enable control bits for each of the Change Notification (CN) input pins. Setting any of these bits enables a CN interrupt for the corresponding pins. Each CN pin has both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU6 registers (for pull-ups) and the CNPD1 through CNPD6 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.

When the internal pull-up is selected, the pin pulls up to VDD - 1.1V (typical). When the internal pull-down is selected, the pin pulls down to Vss.

Note: Pull-ups on Change Notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ IN ASSEMBLY

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

EXAMPLE 11-2: PORT WRITE/READ IN 'C'

TRISB = 0xFF00;	// Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
Nop();	// Delay 1 cycle
<pre>If (PORTBbits.RB13){ };</pre>	// Next Instruction

11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and its placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

11.4.1 AVAILABLE PINS

The PPS feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

PIC24FJ128GC010 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected. These pins are numbered, RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI43 (or the upper limit for that particular device).

See Table 1-3 for a summary of pinout options in each package offering.

11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals. PPS is not available for these peripherals:

- I²C[™] (input and output)
- USB (all module inputs and outputs)
- · Change Notification inputs
- RTCC alarm output(s)
- EPMP signals (input and output)
- LCD signals
- · Analog (inputs and outputs)
- INT0

A key difference between pin select and non-pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

11.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (e.g., OC, UART transmit) will take priority over general purpose digital functions on a pin, such as EPMP and port I/O. Specialized digital outputs (e.g., USB on USB-enabled devices) will take priority over PPS outputs on the same pin. The pin diagrams list peripheral outputs in the order of priority. Refer to them for priority concerns on a particular pin.

Unlike PIC24F devices with fixed peripherals, pin-selectable peripheral inputs will never take ownership of a pin. The pin's output buffer will be controlled by the TRISx setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode, then the PPS input will operate correctly. If an analog function is enabled on the pin, the PPS input will be disabled.

11.4.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of Special Function Registers (SFRs): one to map peripheral inputs and one to map the outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

11.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-8 through Register 11-26). Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field, with an appropriate 6-bit value, maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

TABLE 11-3:	SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) ⁽¹⁾

Input Name	Function Name	Register	Function Mapping Bits
DSM Modulation Input	MDMIN	RPINR30	MDMIR<5:0>
DSM Carrier 1 Input	MDCIN1	RPINR31	MDC1R<5:0>
DSM Carrier 2 Input	MDCIN2	RPINR31	MDC2R<5:0>
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
External Interrupt 3	INT3	RPINR1	INT3R<5:0>
External Interrupt 4	INT4	RPINR2	INT4R<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Input Capture 3	IC3	RPINR8	IC3R<5:0>
Input Capture 4	IC4	RPINR8	IC4R<5:0>
Input Capture 5	IC5	RPINR9	IC5R<5:0>
Input Capture 6	IC6	RPINR9	IC6R<5:0>
Input Capture 7	IC7	RPINR10	IC7R<5:0>
Input Capture 8	IC8	RPINR10	IC8R<5:0>
Input Capture 9	IC9	RPINR15	IC9R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<5:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<5:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<5:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<5:0>
Generic Timer External Clock	TMRCK	RPINR23	TMRCK<5:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART2 Clear-to-Send	U2CTS	RPINR19	U2CTSR<5:0>
UART2 Receive	U2RX	RPINR19	U2RXR<5:0>
UART3 Clear-to-Send	U3CTS	RPINR21	U3CTSR<5:0>
UART3 Receive	U3RX	RPINR17	U3RXR<5:0>
UART4 Clear-to-Send	U4CTS	RPINR27	U4CTSR<5:0>
UART4 Receive	U4RX	RPINR27	U4RXR<5:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

11.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 11-27 through Register 11-42). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-4).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

Output Function Number ⁽¹⁾	Function	Output Name	
0	NULL ⁽²⁾	Null	
1	C1OUT	Comparator 1 Output	
2	C2OUT	Comparator 2 Output	
3	U1TX	UART1 Transmit	
4	U1RTS ⁽³⁾	UART1 Request-to-Send	
5	U2TX	UART2 Transmit	
6	U2RTS ⁽³⁾	UART2 Request-to-Send	
7	SDO1	SPI1 Data Output	
8	SCK10UT	SPI1 Clock Output	
9	SS1OUT	SPI1 Slave Select Output	
10	SDO2	SPI2 Data Output	
11	SCK2OUT	SPI2 Clock Output	
12	SS2OUT	SPI2 Slave Select Output	
18	OC1	Output Compare 1	
19	OC2	Output Compare 2	
20	OC3	Output Compare 3	
21	OC4	Output Compare 4	
22	OC5	Output Compare 5	
23	OC6	Output Compare 6	
24	OC7	Output Compare 7	
25	OC8	Output Compare 8	
28	U3TX	UART3 Transmit	
29	U3RTS ⁽³⁾	UART3 Request-to-Send	
30	U4TX	UART4 Transmit	
31	U4RTS ⁽³⁾	UART4 Request-to-Send	
35	OC9	Output Compare 9	
36	C3OUT	Comparator 3 Output	
37	MDOUT	DSM Modulator Output	
38-63	(unused)	NC	

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA[®] BCLKx functionality uses this output.

11.4.3.3 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention, caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lockouts. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

11.4.3.4 Mapping Exceptions for PIC24FJ128GC010 Family Devices

Although the PPS registers theoretically allow for up to 64 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ128GC010 family devices, the maximum number of remappable pins available is 44, which includes 12 input only pins. In addition, some pins in the RP and RPI sequences are unimplemented in lower pin count devices. The differences in available remappable pins are summarized in Table 11-5.

When developing applications that use remappable pins, users should also keep these things in mind:

- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid; the corresponding module will not have an input mapped to it. For all PIC24FJ128GC010 family devices, this includes all values greater than 43 ('101011').
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented. Writing to these fields will have no effect.

11.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- · Configuration bit remapping lock

11.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

11.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

11.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW4<15>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

TABLE 11-5: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ128GC010 FAMILY DEVICES

Dovico	RP Pins (I/O)		RPI Pins		
Device	Total	Unimplemented	Total	Unimplemented	
PIC24FJXXXGC006	28	RP5, RP15, RP30, RP31	1	RPI32-36, RPI38-43	
PIC24FJXXXGC010	32	—	12	—	

11.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss and all Peripheral Pin Select outputs are disconnected.

Note:	In tying Peripheral Pin Select inputs to
	RP63, the RP63 pin need not exist on a
	device for the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in 'C', or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires a review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn/RPIn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled as if it were tied to a fixed pin. Where this happens in the application code (immediately following a device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a Peripheral Pin Select.

Example 11-3 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 11-3: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

// Unlock Regi	sters		
asm volatile	("MOV	#OSCCON,	wl \n"
	"MOV	#0x46,	w2 \n"
	"MOV	#0x57,	w3 \n"
	"MOV.b	w2,	[w1] \n"
	"MOV.b	w3,	[w1] \n"
	"BCLR	OSCCON,	#6");
// or use C30 1	built-ir	n macro:	
//builtin_w	vrite_OS	CCONL(OSCC	ON & 0xbf);
// Configure I:	nout Eur	ationa (To	blo 11 2 \ \
// Assign (-		DIE 11-2))
RPINR18bits			
		0,	
// Assign W	J1CTS To	Pin RP1	
RPINR18bits			
// Configure O	utput Fu	unctions (T	able 11-4)
// Assign (JITX To	Pin RP2	
RPOR1bits.	RP2R = 3	;	
// Assign U			
RPOR1bits.	XP3R = 4	i	
// Lock Regist	ers		
asm volatile	("MOV	#OSCCON,	wl \n"
	"MOV	#0x46,	w2 \n"
		#0x57,	w3 \n"
	"MOV.b	w2,	[w1] \n"
	"MOV.b	w3,	[w1] \n"
	"BSET	OSCCON,	#6");
// or use C30 1			
//builtin_w	rite_OSC	CONL(OSCCO	N 0x40);

11.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ128GC010 family of devices implements a total of 35 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (19)
- Output Remappable Peripheral Registers (16)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 11.4.4.1 "Control Register Lock" for a specific command sequence.

REGISTER 11-8: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	INT1R<5:0>: Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bits
bit 7-0	Unimplemented: Read as '0'

REGISTER 11-9: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	INT3R<5:0>: Assign External Interrupt 3 (INT3) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	INT2R<5:0>: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

REGISTER 11-10: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—				—	
bit 15 bit 8								

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0 INT4R<5:0>: Assign External Interrupt 4 (INT4) to Corresponding RPn or RPIn Pin bits

REGISTER 11-11: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0
Legend:							
R = Readable	Readable bit W = Writable bit U = Unimplemented bit, read as '0'						

'0' = Bit is cleared

bit 15-14 **Unimplemented:** Read as '0'

-n = Value at POR

bit 13-8 IC2R<5:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits

'1' = Bit is set

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC1R<5:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

x = Bit is unknown

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0

REGISTER 11-12: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC4R<5:0>: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC3R<5:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

REGISTER 11-13: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0
bit 7							bit 0

Legend:			
R = Readable bit	id as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC6R<5:0>: Assign Input Capture 6 (IC6) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC5R<5:0>: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits

'1' = Bit is set

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, read	l as '0'		

'0' = Bit is cleared

REGISTER 11-14: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC8R<5:0>: Assign Input Capture 8 (IC8) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC7R<5:0>: Assign Input Capture 7 (IC7) to Corresponding RPn or RPIn Pin bits

REGISTER 11-15: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **OCFBR<5:0>:** Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

-n = Value at POR

x = Bit is unknown

REGISTER 11-16:	RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15
-----------------	--

Legend: R = Readable bit $W = Writable bit I = Unimplemented bit read as '0'$							
bit 7							bit 0
—	—	—	—	—	—	—	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15	<u>.</u>		-		•	•	bit 8
_	—	IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC9R<5:0>: Assign Input Capture 9 (IC9) to Corresponding RPn or RPIn Pin bits
bit 7-0	Unimplemented: Read as '0'

REGISTER 11-17: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-18: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U1CTSR<5:0>: Assign UART1 Clear-to-Send (U1CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U1RXR<5:0>: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-19: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U2CTSR<5:0>: Assign UART2 Clear-to-Send (U2CTS) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 U2RXR<5:0>: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-20: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK1R<5:0>: Assign SPI1 Clock Input (SCK1IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI1R<5:0>: Assign SPI1 Data Input (SDI1) to Corresponding RPn or RPIn Pin bits

REGISTER 11-21: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3CTSR<5:0>: Assign UART3 Clear-to-Send (U3CTS) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SS1R<5:0>: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits

REGISTER 11-22: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15		001(21(0	001(21(4	00112110	00112112	00112111	bit 8
DIL 15							Dit C
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0
Legend:							

Logona.			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK2R<5:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

REGISTER 11-23: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	TMRCKR5	TMRCKR4	TMRCKR3	TMRCKR2	TMRCKR1	TMRCKR0	
bit 15							bit 8	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	_	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' =		'1' = Bit is set	= Bit is set		'0' = Bit is cleared		x = Bit is unknown	
-								
bit 15-14 Unimplemented: Read as '0'								

bit 13-8 TMRCK<5:0>: Assign General Timer External Input (TMRCK) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits bit 5-0

REGISTER 11-24: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0
bit 7							bit 0

Legend:				
R = Readable bit	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U4CTSR<5:0>: Assign UART4 Clear-to-Send Input (U4CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U4RXR<5:0>: Assign UART4 Receive Input (U4RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-25: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	MDMIR5	MDMIR4	MDMIR3	MDMIR2	MDMIR1	MDMIR0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-6 Unimplemented: Read as '0'

bit 5-0 MDMIR<5:0>: Assign TX Modulation Input (MDMI) to Corresponding RPn or RPIn Pin bits

REGISTER 11-26: RPINR31: PERIPHERAL PIN SELECT INPUT REGISTER 31

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		MDC2R5	MDC2R4	MDC2R3	MDC2R2	MDC2R1	MDC2R0
bit 15		·		·	•		bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	MDC1R5	MDC1R4	MDC1R3	MDC1R2	MDC21R1	MDC1R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writal		W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared		ared	x = Bit is unkr	iown			

bit 15-14 Unimplemented: Read as '0'

bit 13-8 MDC2R<5:0>: Assign TX Carrier 2 Input (MDCIN2) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 MDC1R<5:0>: Assign TX Carrier 1 Input (MDCIN1) to Corresponding RPn or RPIn Pin bits

REGISTER 11-27: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
						bit 0
	_	— RP1R5	- RP1R5 RP1R4	— RP1R5 RP1R4 RP1R3 U-0 R/W-0 R/W-0 R/W-0	— RP1R5 RP1R4 RP1R3 RP1R2 U-0 R/W-0 R/W-0 R/W-0 R/W-0	- RP1R5 RP1R4 RP1R3 RP1R2 RP1R1 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

- bit 13-8
 RP1R<5:0>: RP1 Output Pin Mapping bits

 Peripheral Output Number n is assigned to pin, RP1 (see Table 11-4 for peripheral function numbers).

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-0
 RP0R<5:0>: RP0 Output Pin Mapping bits
- bit 5-0 **RP0R<5:0>:** RP0 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP0 (see Table 11-4 for peripheral function numbers).

REGISTER 11-28: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP3R<5:0>:** RP3 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP3 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP2R<5:0>:** RP2 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP2 (see Table 11-4 for peripheral function numbers).

REGISTER 11-29:	RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2	

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			iown		
bit 15-14	Unimplemen	tad. Read as '	ר י					

bit 15-14 **Unimplemented:** Read as '0'

- bit 13-8
 RP5R<5:0>: RP5 Output Pin Mapping bits⁽¹⁾

 Peripheral Output Number n is assigned to pin, RP5 (see Table 11-4 for peripheral function numbers).

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-0
 RP4R<5:0>: RP4 Output Pin Mapping bits
 - Peripheral Output Number n is assigned to pin, RP4 (see Table 11-4 for peripheral function numbers).

Note 1: These bits are unimplemented in 64-pin devices; read as '0'.

REGISTER 11-30:	RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3	

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP7R<5:0>:** RP7 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP7 (see Table 11-4 for peripheral function numbers).

- bit 7-6 **Unimplemented:** Read as '0'
- bit 5-0 **RP6R<5:0>:** RP6 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP6 (see Table 11-4 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0

REGISTER 11-31: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP9R<5:0>: RP9 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP9 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP8R<5:0>: RP8 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP8 (see Table 11-4 for peripheral function numbers).

REGISTER 11-32: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15	-			·	·		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7	<u>.</u>			•	•		bit 0
l egend:							

Legena:			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP11R<5:0>:** RP11 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP11 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP10R<5:0>:** RP10 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP10 (see Table 11-4 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	Unimplemen	ted: Read as 'd)'				
bit 13-8	RP13R<5:0>:	RP13 Output	Pin Mapping b	oits			

REGISTER 11-33: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP12R<5:0>: RP12 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP12 (see Table 11-4 for peripheral function numbers).

Peripheral Output Number n is assigned to pin, RP13 (see Table 11-4 for peripheral function numbers).

REGISTER 11-34: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		RP15R5 ⁽¹⁾	RP15R4 ⁽¹⁾	RP15R3 ⁽¹⁾	RP15R2 ⁽¹⁾	RP15R1 ⁽¹⁾	RP15R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	Unimplemen	ted: Read as 'd)'				
bit 13-8 RP15R<5:0>: RP15 Output Pin Mapping bits ⁽¹⁾							

Peripheral Output Number n is assigned to pin, RP15 (see Table 11-4 for peripheral function numbers).

- bit 7-6 Unimplemented: Read as '0'
- RP14R<5:0>: RP14 Output Pin Mapping bits bit 5-0

Peripheral Output Number n is assigned to pin, RP14 (see Table 11-4 for peripheral function numbers).

Note 1: These bits are unimplemented in 64-pin devices; read as '0'.

_ . . _ _ _ _

REGISTER 11-35:	RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8	

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP17R<5:0>: RP17 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP17 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP16R<5:0>: RP16 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP16 (see Table 11-4 for peripheral function numbers).

REGISTER 11-36: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP19R<5:0>:** RP19 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP19 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP18R<5:0>:** RP18 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP18 (see Table 11-4 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as 'd)'				
bit 13-8 RP21R<5:0>: RP21 Output Pin Mapping bits							

REGISTER 11-37: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP20R<5:0>: RP20 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP20 (see Table 11-4 for peripheral function numbers).

Peripheral Output Number n is assigned to pin, RP21 (see Table 11-4 for peripheral function numbers).

REGISTER 11-38: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
R = Readable bit		W = Writable bit		U = Unimplemented bit, rea		ad as '0'	
Legend:							
bit 7	4		L	4			bit
_	_	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit
—	—	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP23R<5:0>:** RP23 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP23 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP22R<5:0>:** RP22 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP22 (see Table 11-4 for peripheral function numbers).

REGISTER 11-39:	RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12
-----------------	---

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		000405		BB0 4 B0	556456	BB0454	000400

0-0	0-0	R/W-U	R/W-U	R/W-U	R/W-U	R/W-U	R/W-U
—	—	RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'

bit 13-8	RP25R<5:0>: RP25 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP25 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
hit 5 0	PP24P -5-0 - PP24 Output Din Manning hits

bit 5-0 **RP24R<5:0>:** RP24 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP24 (see Table 11-4 for peripheral function numbers).

REGISTER 11-40: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP27R<5:0>:** RP27 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP27 (see Table 11-4 for peripheral function numbers). bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **RP26R<5:0>:** RP26 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP26 (see Table 11-4 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

REGISTER 11-41: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

- bit 13-8
 RP29R<5:0>: RP29 Output Pin Mapping bits

 Peripheral Output Number n is assigned to pin, RP29 (see Table 11-4 for peripheral function numbers).

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-0
 RP28R<5:0>: RP28 Output Pin Mapping bits
- Peripheral Output Number n is assigned to pin, RP28 (see Table 11-4 for peripheral function numbers).

REGISTER 11-42: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP31R5 ⁽¹⁾	RP31R4 ⁽¹⁾	RP31R3 ⁽¹⁾	RP31R2 ⁽¹⁾	RP31R1 ⁽¹⁾	RP31R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP30R5	RP30R4	RP30R3	RP30R2	RP30R1	RP30R0
bit 7			•			bit 0	
Legend:							
R = Readable bit W = Write		W = Writable	bit	U = Unimplemented bit, read		l as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP31R<5:0>:** RP31 Output Pin Mapping bits⁽¹⁾

Peripheral Output Number n is assigned to pin, RP31 (see Table 11-4 for peripheral function numbers). bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **RP30R<5:0>:** RP30 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP30 (see Table 11-4 for peripheral function numbers).

Note 1: These bits are unimplemented in 64-pin devices; read as '0'.

12.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter


Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation During CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS, TIECS<1:0> and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the Timer1 Interrupt Enable bit, T1IE. Use the Timer1 Interrupt Priority bits, T1IP<2:0>, to set the interrupt priority.



© 2012-2013 Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
TON		TSIDL	_			TIECS1	TIECS0			
bit 15	•			•	•		bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_			
bit 7							bit (
Legend:										
R = Readable	> hit	W = Writable	bit	II = Unimplen	nented bit, read	las '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	own			
					arca					
bit 15	TON: Timer1	On bit								
	1 = Starts 16 0 = Stops 16									
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	TSIDL: Timer	1 Stop in Idle	Node bit							
		nues module op es module oper		device enters lo ode	lle mode					
bit 12-10	Unimplemen	ted: Read as '	0'							
bit 9-8	TIECS<1:0>:	Timer1 Extend	ded Clock Sour	rce Select bits (selected when	TCS = 1)				
	When TCS = 1:									
	11 = Generic Timer (TMRCK) External Input									
	10 = LPRC Oscillator 01 = T1CK External Clock Input									
	00 = SOSC									
	<u>When TCS =</u>		r is clocked fro	m internal syste	em clock (Fosc	(2)				
bit 7		ited: Read as '								
bit 6	•	er1 Gated Time		Enable bit						
	When TCS =									
	This bit is ign									
	<u>When TCS = 0:</u>									
		ne accumulation ne accumulation								
bit 5-4		: Timer1 Input	Clock Prescale	e Select bits						
	11 = 1:256									
	10 = 1:64 01 = 1:8									
	00 = 1:1									
bit 3	Unimplemen	ted: Read as '	0'							
bit 2	TSYNC: Time	er1 External Cl	ock Input Sync	hronization Sel	ect bit					
	When TCS =									
		nizes external o		anut						
	0 = Does not synchronize external clock input When TCS = 0:									
	This bit is ign									
bit 1	TCS: Timer1	Clock Source	Select bit							
		d clock is selec	ted by the TIE	CS<1:0> bits						
		clock (Fosc/2)								
bit 0	Unimplemen	ted: Read as '	0'							

13.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Timers"* (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two Independent 16-Bit Timers with All 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation During Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- A/D Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the A/D Event Trigger. This trigger is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1; T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer5 are the most significant word of the 32-bit timers.


Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags. To configure Timer2/3 or Timer4/5 for 32-bit operation:


- 1. Set the T32 or T45 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value, while PR2 (or PR4) contains the least significant word (lsw).
- 5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.


To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> (T45) for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON (TxCON<15> = 1) bit.









R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON		TSIDL		_	_	TIECS1 ⁽²⁾	TIECS0 ⁽²⁾
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
0-0	TGATE	TCKPS1	TCKPS0	T32 ⁽³⁾	0-0	TCS ⁽²⁾	<u> </u>
bit 7	IGALE	TORFST	TCRF30	152.7		10307	bit C
Logondi							
Legend:	hla hit		L:4		anntad hit was	d ee (0)	
R = Readal		W = Writable		U = Unimplen			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 15	TON: Timerx	On bit					
	When TxCO						
	1 = Starts 32						
	0 = Stops 32						
	$\frac{When TxCON}{1 = Starts 16}$						
	0 = Stops 16						
bit 14	Unimplemer	nted: Read as '	0'				
bit 13	TSIDL: Time	rx Stop in Idle N	/lode bit				
			peration when d ation in Idle mo		lle mode		
bit 12-10	Unimplemer	nted: Read as '	0'				
bit 9-8	TIECS<1:0>:	: Timerx Extend	led Clock Sourc	ce Select bits (selected wher	n TCS = 1) ⁽²⁾	
	When TCS =						
			<) External Inpu	ut			
	10 = LPRC (01 = TxCK F	external Clock I	tuar				
	00 = SOSC		iput				
	When TCS =	0:					
	These bits ar	e ignored; time	r is clocked fror	n internal syste	em clock (Fos	c/2).	
bit 7	Unimplemer	nted: Read as '	0'				
bit 6	TGATE: Time	erx Gated Time	Accumulation	Enable bit			
	When TCS =						
	This bit is ign						
	<u>When TCS =</u> 1 = Gated tir	<u>_0:</u> ne accumulatio	n is enabled				
		me accumulation					
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Prescale	Select bits			
	11 = 1:256						
	10 = 1:64						
	01 = 1:8 00 = 1:1						
Note 1:	Changing the val	ue of TxCON w	hile the timer is	s running (TON	= 1) causes	the timer presca	le counter to
	reset and is not r			-			
	If TCS = 1 and T						
	to an available R	-				-	
	In T4CON, the T4				s∠-bit mode.	III 32-bit mode, 1	

REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER⁽¹⁾

T5CON control bits do not affect 32-bit timer operation.

REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER⁽¹⁾

- bit 3 T32: 32-Bit Timer Mode Select bit⁽³⁾
 - 1 = Timerx and Timery form a single 32-bit timer
 - 0 = Timerx and Timery act as two 16-bit timers
 - In 32-bit mode, T3CON control bits do not affect 32-bit timer operation.
- bit 2 Unimplemented: Read as '0'
- bit 1 **TCS:** Timerx Clock Source Select bit⁽²⁾
 - 1 = Timer source is selected by TIECS<1:0>
 - 0 = Internal clock (Fosc/2)
- bit 0 Unimplemented: Read as '0'
- **Note 1:** Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.
 - 2: If TCS = 1 and TIECS<1:0> = x1, the selected external timer input (TMRCK or TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
 - **3:** In T4CON, the T45 bit is implemented instead of T32 to select 32-bit mode. In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.

R/W-0		R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON ⁽²⁾	_	TSIDL ⁽²⁾	—	—	_	TIECS1 ^(2,3)	TIECS0 ^(2,3)
bit 15							bit 8
	D /// 0	D 444 0	D 444.0			D 1 1 0	
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
	TGATE ⁽³⁾	TCKPS1 ⁽³⁾	TCKPS0 ⁽³⁾	—	_	TCS ^(2,3)	
bit 7							bit (
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	TON: Timery	/ On bit ⁽²⁾					
	1 = Starts 1						
	0 = Stops 16		- 1				
bit 14	-	nted: Read as '					
bit 13		ery Stop in Idle N inues module op		lovico optoro la	dla mada		
		es module opera					
bit 12-10		nted: Read as '					
bit 9-8	TIECS<1:0>	: Timery Extend	ed Clock Sour	ce Select bits (selected wher	n TCS = 1) ^(2,3)	
	11 = Generi	c Timer (TMRCI	<) External Inp	ut			
	10 = LPRC						
	01 = TXCK E 00 = SOSC	External Clock Ir	nput				
bit 7		nted: Read as ')'				
bit 6	-	ery Gated Time		Enable bit ⁽²⁾			
	When TCS =						
	This bit is igr						
	When TCS =	<u>= 0:</u> me accumulatio	n ia anablad				
		me accumulatio					
bit 5-4		>: Timery Input		Select bits ⁽²⁾			
	11 = 1:256						
	10 = 1:64						
	01 = 1:8 00 = 1:1						
bit 3-2		nted: Read as '	ז'				
bit 1	-	Clock Source S					
	-	l clock from pin,		risina edae)			
		clock (Fosc/2)	,	8 8 /			
bit 0	Unimpleme	nted: Read as '	י'				
Note 1:	Changing the val reset and is not r	-	nile the timer is	running (TON :	= 1) causes th	e timer prescale	counter to
2:	When 32-bit ope operation; all tim	er functions are	set through T2	2CON and T4C	ON.		-
3:	If TCS = 1 and T to an available F						

14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Input Capture with Dedicated Timer"* (DS39722). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GC010 family contain seven independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES


When the input capture module operates in a Free-Running mode, the internal 16-bit counter, ICx-TMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow. Its period is synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSELx bits (ICxCON2<4:0>) to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL<4:0> bits determine the sync/trigger source.

When the SYNCSELx bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).





14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs and the even module (ICy) provides the Most Significant 16 bits. Wrap-arounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

14.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every 4^{th} or 16^{th}). Interrupts can be independently configured to generate on each event or a subset of events.

To set up the module for capture operations:

- 1. Configure the ICx input for one of the available Peripheral Pin Select pins.
- 2. If Synchronous mode is to be used, disable the sync source before proceeding.
- 3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 4. Set the SYNCSEL<4:0> bits (ICxCON2<4:0>) to the desired sync/trigger source.
- 5. Set the ICTSEL<2:0> bits (ICxCON1<12:10>) for the desired clock source.
- 6. Set the ICI<1:0> bits (ICxCON1<6:5>) to the desired interrupt frequency
- 7. Select Synchronous or Trigger mode operation:
 - a) Check that the SYNCSELx bits are not set to '00000'.
 - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
 - c) For Trigger mode, set ICTRIG and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICM<2:0> bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected sync/trigger source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- 1. Set the IC32 bits for both modules (ICy-CON2<8>) and (ICxCON2<8>), enabling the even numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSELx and SYNCSELx bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSELx and SYNCSELx bits settings.
- Clear the ICTRIG bit of the even module (ICy-CON2<7>). This forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- 4. Use the odd module's ICIx bits (ICxCON1<6:5>) to set the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICx-CON2<7>) to configure Trigger or Synchronous mode operation.

Note:	For Synchronous mode operation, enable
	the sync source as the last step. Both
	input capture modules are held in Reset
	until the sync source is enabled.
	until the sync source is enabled.

6. Use the ICMx bits of the odd module (ICx-CON1<2:0>) to set the desired Capture mode.

The module is ready to capture events when the time base and the sync/trigger source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (performed automatically by hardware).

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		_
bit 15	•					•	bit 8
U-0	R/W-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0
—	ICI1	ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾
bit 7							bit 0
Legend:		HSC = Hardv	vare Settable/C	earable bit			
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	-	nted: Read as '					
bit 13		-	dule Stop in Idle alts in CPU Idle				
	•		ontinues to ope		le mode		
bit 12-10	ICTSEL<2:0	>: Input Captur	e x Timer Selec	t bits			
	•	m clock (Fosc/2	2)				
	110 = Reser 101 = Reser						
	101 = Resei						
	011 = Timer						
	010 = Timer						
	001 = Timer: 000 = Timer:						
bit 9-7		- nted: Read as '	0'				
bit 6-5	ICI<1:0>: Se	elect Number of	Captures per Ir	nterrupt bits			
			th capture even	-			
		ot on every third					
		•	ond capture eve	nt			
L:1 A	-	ot on every capt		. b :t (-)		
bit 4	-	-	flow Status Flag	bit (read-only	()		
		pture overflow I capture overflo	bw has occurred	ł			
bit 3		-	fer Empty Statu		V)		
		-		-	apture value ca	n be read	
		pture buffer is e					
bit 2-0	ICM<2:0>: Ir	nput Capture x l	Mode Select bit	_S (1)			
					rrupt pin only w I bits are not ap		e is in Sleep o
	110 = Unus	ed (module is d	isabled)			,	
	101 = Presc	aler Capture m	ode: Capture o	n every 16 th ris	sing edge		
			ode: Capture of				
			e: Capture on e e: Capture on e				
					dge (rising and	falling); ICI<1:	0> bits do no
	contro	ol interrupt gene	eration for this n	•			
	000 = Input	capture module	e is turned off				
	The ICy input m	ist also be conf					

Note 1: The ICx input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

R/W-0 R/W-0, HS U-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-1 ICTRIG TRIGSTAT — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 bit 7 — SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 bit 7 — HS = Hardware Settable bit U = Unimplemented bit, read as '0' bit 0 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as '0'	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
R/W-0 R/W-0, HS U-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-1 ICTRIG TRIGSTAT	-	—		—	—	—	_	IC32
ICTRIG TRIGSTAT	bit 15							bit 8
ICTRIG TRIGSTAT	R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as '0' 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module bit 7 ICTRIE: ICX SymC/Trigger Select bit 1 = Triggers ICX from the source designated by the SYNCSELx bits 0 = Synchronizes ICX with the source designated by the SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Trimer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear Unimplemented: Read as '0' bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits 11111 = Reserved 11101 = Reserved 11101 = Comparator 3(') 11010 = Comparator 1(') 11010 = Comparator 1(') 11010 = Comparator 2(') 11010 = Loput Capture 6(2) 10010 = Input Capture 9(2) 10010 = Input Capture 9(2) 100		1	_		SYNCSEL3		-	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' ·n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as '0' bit 3 IC32: Cascade Two IC Modules Enable bit (32-bit operation) 1 = ICX and ICy operate in cascade as a 32-bit module (bits bit must be set in both modules) 0 = ICX functions independently as a 16-bit module bit 7 ICTRIG: ICX Sync/Trigger Select bit 1 = Triggers ICX from the source designated by the SYNCSELX bits 0 = Synchronizes ICX with the source designated by the SYNCSELX bits 0 = Synchronizes ICX more fraggered and is running (set in hardware, can be set in software) 0 = Timer source has been triggered and is being held Clear 1 = Timer source has not been triggered and is being held Clear bit 5 Unimplemented: Read as '0' 10111 = Reserved 11111 = Reserved 111111 = Reserved 11100 = Comparator 1(1) 110112 = Comparator 2(1) 11000 = Comparator 1(1) 10111 = Input Capture 6(2) 10101 = Input Capture 7(2) 10101 = Input Capture 6(2) 10101 = Input Capture 7(2) 10101 = Input Capture 9(2) 10101 = Input Capture 9(2) 10110 = Timer3 10100 = Input Capture 9(2) 10110 = Timer4	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' ·n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as '0' bit 3 IC32: Cascade Two IC Modules Enable bit (32-bit operation) 1 = ICX and ICy operate in cascade as a 32-bit module (bits bit must be set in both modules) 0 = ICX functions independently as a 16-bit module bit 7 ICTRIG: ICX Sync/Trigger Select bit 1 = Triggers ICX from the source designated by the SYNCSELX bits 0 = Synchronizes ICX with the source designated by the SYNCSELX bits 0 = Synchronizes ICX more fraggered and is running (set in hardware, can be set in software) 0 = Timer source has been triggered and is being held Clear 1 = Timer source has not been triggered and is being held Clear bit 5 Unimplemented: Read as '0' 10111 = Reserved 11111 = Reserved 111111 = Reserved 11100 = Comparator 1(1) 110112 = Comparator 2(1) 11000 = Comparator 1(1) 10111 = Input Capture 6(2) 10101 = Input Capture 7(2) 10101 = Input Capture 6(2) 10101 = Input Capture 7(2) 10101 = Input Capture 9(2) 10101 = Input Capture 9(2) 10110 = Timer3 10100 = Input Capture 9(2) 10110 = Timer4	Legend:		HS - Hardwa	re Settable bit				
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown htt 15-9 Unimplemented: Read as '0' Bit 8 IC32: Cascade Two IC Modules Enable bit (32-bit operation) 1 = ICx and ICy operate in cascade as a 32-bit module bit 7 ICTRIG: ICx Sync/Trigger Select bit 1 = Triggers ICx from the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELX bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' 1111 = Reserved 11100 = CTMU ⁽¹⁾ 11011 = Reserved 11101 = Comparator 3(1) 11001 = Comparator 3(1) 11001 = Comparator 1(1) 10010 = Comparator 1(1) 10010 = Input Capture 6 ⁽²⁾ 10010 = Input Capture 6 ⁽²⁾ 10010 = Input Capture 9 ⁽³⁾ 10011 = Input Capture 9 ⁽³⁾ 10011 = Input Capture 9 ⁽³⁾ 10011 = Input Capture 9 ⁽⁴⁾ 10110 = Timer1 01110 = Timer3 01100 = Timer4 01101 = Timer4 01101 = Timer4 01101 = Capture 9 ⁽⁴⁾ 01011 = Input Capture 9 ⁽⁴⁾ 01011 = Output Compare 9 • •		- hit			II = I Inimplem	nented hit read	l as '0'	
bit 15-9 Unimplemented: Read as '0' bit 8 IC32: Cascade Two IC Modules Enable bit (32-bit operation) 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module bit 7 ICTRIG: ICx Sync/Trigger Select bit 1 = Triggers ICx from the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELx bits 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' bit 4-0 SYNCSEL4:0s: Synchronization/Trigger Source Selection bits 11111x = Reserved 11101 = Reserved 11101 = Comparator 3(') 11011 = Pipeline A/D(') 11011 = Dipeline A/D(') 11011 = Dipeline A/D(') 11011 = Input Capture 8 ⁽²⁾ 10102 = Comparator 1(1) 10112 = Input Capture 7 ⁽²⁾ 10103 = Input Capture 7 ⁽²⁾ 10104 = Input Capture 7 ⁽²⁾ 10105 = Input Capture 7 ⁽²⁾ 10101 = Input Capture 9 ⁽²⁾ 10101 = Output Compare 9					-			own
bit 8 IC32: Cascade Two IC Modules Enable bit (32-bit operation) 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module bit 7 ICTRIG: ICx Sync/Trigger Select bit 1 = Triggers ICx from the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' bit 4-0 SYNCSEL<4:0>: Synchronizes Ion/Trigger Source Selection bits 1111x = Reserved 11101 = Reserved 11101 = Comparator 3(1) 11001 = Comparator 2(1) 11001 = Comparator 2(1) 11001 = Comparator 2(1) 11001 = Comparator 2(1) 11001 = Input Capture g(2) 10011 = Output Compare 9 • • • • • • • • • • • • •		TOR						own
<pre>1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module bit 7 ICTRIG: ICx Sync/Trigger Select bit 1 = Triggers ICx from the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as 'o' bit 4-0 SYNCSEL-4:0>: Synchronization/Trigger Source Selection bits 1111x = Reserved 11100 = Critical Reserved 11100 = Comparator 3(f) 11001 = Comparator 3(f) 11001 = Comparator 3(f) 11001 = Comparator 1(f) 11001 = Comparator 1(f) 11010 = Input Capture 8(2) 10110 = Input Capture 8(2) 10110 = Input Capture 8(2) 10110 = Input Capture 8(2) 10111 = Input Capture 8(2) 10101 = Input Capture 8(2) 10101 = Input Capture 8(2) 10101 = Input Capture 8(2) 10001 = Input Capture 8(2) 10001 = Input Capture 9(2) 10001 = Input Capture 9(2) 10001 = Input Capture 9(2) 10000 = Input Cap</pre>	bit 15-9	Unimplement	ted: Read as '	0'				
 0 = ICx functions independently as a 16-bit module bit 7 ICTRIG: ICx SyncTrigger Select bit 1 = Triggers ICx from the source designated by the SYNCSELx bits 0 = SyncTrionizes ICx with the source designated by the SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has been triggered and is being held clear bit 5 Unimplemented: Read as '0' bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits 1111x = Reserved 11101 = Reserved 11101 = Reserved 11001 = Comparator 3(1) 11001 = Comparator 3(1) 11001 = Comparator 3(1) 11001 = Comparator 3(1) 11001 = Input Capture 6(2) 10101 = Input Capture 6(2) 10101 = Input Capture 6(2) 10101 = Input Capture 6(2) 10010 = Input Capture 6(2) 10011 = Input Capture 6(2) 10011 = Input Capture 6(2) 10010 = Input Capture 6(2) 10011 = Input Capture 6(2) 10011 = Input Capture 9(2) 10000 = Input Capture 9(2) 10001 = Timer3 10100 = Timer4 00010 = Output Compare 9 00010 = Output Compare 9 	bit 8	IC32: Cascade	e Two IC Modu	ules Enable bit	(32-bit operatio	on)		
bit 7 ICTRIG: ICx Sync/Trigger Select bit 1 = Triggers ICx from the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits 11111x = Reserved 11101 = Reserved 11101 = Reserved 11101 = Comparator 3(1) 11001 = Comparator 3(1) 11000 = Comparator 1(1) 10101 = Input Capture 8(2) 10101 = Input Capture 8(2) 10101 = Input Capture 5(2) 10001 = Input Capture 5(2) 10001 = Input Capture 2(2) 10001 = Input Capture 1(2) 10101 = Input Capture 1(2) 10101 = Timer4 01110 = Timer4 01101 = Timer4 01101 = Timer4 01101 = Timer4 01001 = Output Compare 9 • • • • • • • • • • • • •						nis bit must be	set in both mod	lules)
<pre>1 = Triggers ICx from the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits 1111x = Reserved 11101 = Reserved 11101 = Reserved 11101 = Comparator 3(1) 11001 = Comparator 3(1) 11001 = Comparator 3(1) 11001 = Comparator 1(1) 10010 = Comparator 1(1) 10010 = Input Capture 8(2) 10010 = Input Capture 7(2) 10011 = Input Capture 6(2) 10010 = Input Capture 6(2) 10010 = Input Capture 4(2) 10010 = Input Capture 4(2) 10010 = Input Capture 1(2) 10000 = Input Capture 1(2) 10000 = Input Capture 1(2) 10000 = Input Capture 9(2) 10000 = Input Capture 9(2)</pre>	hit 7		•	-	Thouse			
0 = Synchronizes ICx with the source designated by the SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has not been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits 1111x = Reserved 11101 = Reserved 11101 = Reserved 11101 = Cimud') 11001 = Comparator 3(') 11001 = Comparator 2(') 11000 = Comparator 2(') 11000 = Comparator 2(') 10101 = Input Capture 8(') 10101 = Input Capture 7(') 10101 = Input Capture 7(') 10101 = Input Capture 7(') 10010 = Input Capture 5(') 10010 = Input Capture 2(') 10010 = Input Capture 2(') 10000 = Input Capture 2(') 10000 = Input Capture 1(') 0111 = Timer5 01110 = Timer4 01101 = Timer4 01101 = Timer4 01100 = Input Capture 9(') 01001 = Output Compare 9 • •					ed by the SYNC	SELx bits		
<pre>1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits 1111x = Reserved 11100 = CTMU⁽¹⁾ 11011 = Riserved 11100 = Comparator 3⁽¹⁾ 11001 = Comparator 2⁽¹⁾ 11000 = Comparator 2⁽¹⁾ 11000 = Comparator 2⁽¹⁾ 11000 = Comparator 1⁽¹⁾ 10111 = Input Capture 8⁽²⁾ 10101 = Input Capture 8⁽²⁾ 10101 = Input Capture 7⁽²⁾ 10011 = Input Capture 4⁽²⁾ 10010 = Input Capture 4⁽²⁾ 10010 = Input Capture 4⁽²⁾ 10010 = Input Capture 4⁽²⁾ 10011 = Input Capture 4⁽²⁾ 10010 = Input Capture 1⁽²⁾ 10101 = Timer5 01110 = Timer4 01101 = Timer4 01101 = Timer4 01101 = Timer4 01101 = Diput Capture 9⁽²⁾ 01010 = Input Capt</pre>								
0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' bit 4-0 SYNCSEL-4:0>: Synchronization/Trigger Source Selection bits 1111x = Reserved 11101 = Reserved 11101 = CTMU ⁽¹⁾ 11011 = Pipeline A/D ⁽¹⁾ 11010 = Comparator 3 ⁽¹⁾ 11001 = Comparator 2 ⁽¹⁾ 11000 = Comparator 1 ⁽¹⁾ 10101 = Input Capture 8 ⁽²⁾ 10101 = Input Capture 7 ⁽²⁾ 10101 = Input Capture 7 ⁽²⁾ 10011 = Input Capture 7 ⁽²⁾ 10011 = Input Capture 4 ⁽²⁾ 10011 = Input Capture 3 ⁽²⁾ 10011 = Input Capture 1 ⁽²⁾ 10011 = Input Capture 1 ⁽²⁾ 10011 = Timer3 01100 = Timer4 01101 = Timer4 01101 = Timer7 01010 = Input Capture 9 ⁽²⁾ 01011 = Output Compare 9 • • • • • • • • • • • • •	bit 6							
bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits 1111x = Reserved 11101 = Reserved 11100 = CTMU ⁽¹⁾ 11011 = Pipeline A/D ⁽¹⁾ 11010 = Comparator 3 ⁽¹⁾ 11001 = Comparator 2 ⁽¹⁾ 10101 = Input Capture 8 ⁽²⁾ 10110 = Input Capture 8 ⁽²⁾ 10101 = Input Capture 6 ⁽²⁾ 10101 = Input Capture 6 ⁽²⁾ 10010 = Input Capture 4 ⁽²⁾ 10010 = Input Capture 4 ⁽²⁾ 10010 = Input Capture 2 ⁽²⁾ 10000 = Input Capture 2 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 01110 = Timer5 01110 = Timer4 01100 = Timer2 01011 = Timer1 01010 = Output Compare 9 • • • • • • • • • • • • •							n be set in soft	ware)
1111x = Reserved 11101 = Reserved 11100 = CTMU ⁽¹⁾ 11011 = Pipeline A/D ⁽¹⁾ 11001 = Comparator 3 ⁽¹⁾ 11000 = Comparator 1 ⁽¹⁾ 1000 = Comparator 1 ⁽¹⁾ 1001 = Input Capture 8 ⁽²⁾ 1011 = Input Capture 7 ⁽²⁾ 10101 = Input Capture 9 ⁽²⁾ 10011 = Input Capture 4 ⁽²⁾ 10011 = Input Capture 4 ⁽²⁾ 10000 = Input Capture 4 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 10111 = Timer3 01100 = Timer4 01101 = Timer4 01011 = Timer4 01010 = Input Capture 9 ⁽²⁾ 01011 = Output Compare 9	bit 5	Unimplement	t ed: Read as '	כי				
11101 = Reserved 11100 = CTMU ⁽¹⁾ 11011 = Pipeline A/D ⁽¹⁾ 11010 = Comparator 3 ⁽¹⁾ 11001 = Comparator 2 ⁽¹⁾ 11000 = Comparator 1 ⁽¹⁾ 10111 = Input Capture 8 ⁽²⁾ 10110 = Input Capture 8 ⁽²⁾ 10101 = Input Capture 5 ⁽²⁾ 10010 = Input Capture 4 ⁽²⁾ 10011 = Input Capture 3 ⁽²⁾ 10000 = Input Capture 3 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • •	bit 4-0		-	zation/Trigger S	Source Selection	n bits		
11100 = CTMU ⁽¹⁾ 11011 = Pipeline A/D ⁽¹⁾ 11001 = Comparator 3 ⁽¹⁾ 11000 = Comparator 2 ⁽¹⁾ 1000 = Comparator 1 ⁽¹⁾ 10111 = Input Capture 8 ⁽²⁾ 10110 = Input Capture 7 ⁽²⁾ 10101 = Input Capture 6 ⁽²⁾ 10010 = Input Capture 4 ⁽²⁾ 10011 = Input Capture 3 ⁽²⁾ 10010 = Input Capture 3 ⁽²⁾ 10010 = Input Capture 1 ⁽²⁾ 10111 = Timer5 01110 = Timer4 01101 = Timer4 01010 = Input Capture 9 ⁽²⁾ 01011 = Output Compare 9 • •								
<pre>11011 = Pipeline A/D⁽¹⁾ 11010 = Comparator 3⁽¹⁾ 11001 = Comparator 2⁽¹⁾ 11000 = Comparator 1⁽¹⁾ 10111 = Input Capture 8⁽²⁾ 10110 = Input Capture 7⁽²⁾ 10101 = Input Capture 6⁽²⁾ 10100 = Input Capture 4⁽²⁾ 10010 = Input Capture 4⁽²⁾ 10010 = Input Capture 3⁽²⁾ 10001 = Input Capture 1⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer4 01101 = Timer1 01010 = Input Capture 9⁽²⁾ 01001 = Output Compare 9 • • • • • • • • • • • • • • • • • • •</pre>								
11001 = Comparator 2 ⁽¹⁾ 11000 = Comparator 1 ⁽¹⁾ 10111 = Input Capture 8 ⁽²⁾ 10110 = Input Capture 6 ⁽²⁾ 10101 = Input Capture 6 ⁽²⁾ 10010 = Input Capture 4 ⁽²⁾ 10010 = Input Capture 2 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • •		11011 = Pipe	line A/D ⁽¹⁾					
11000 = Comparator 1 ⁽¹⁾ 10111 = Input Capture 8 ⁽²⁾ 10100 = Input Capture 7 ⁽²⁾ 10101 = Input Capture 6 ⁽²⁾ 10011 = Input Capture 4 ⁽²⁾ 10010 = Input Capture 3 ⁽²⁾ 10001 = Input Capture 2 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • •		11010 = Com	parator $3^{(1)}$					
<pre>10111 = Input Capture 8⁽²⁾ 10110 = Input Capture 7⁽²⁾ 10101 = Input Capture 6⁽²⁾ 10100 = Input Capture 9⁽²⁾ 10011 = Input Capture 9⁽²⁾ 10000 = Input Capture 1⁽²⁾ 10000 = Input Capture 1⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer2 01011 = Timer1 01010 = Input Capture 9⁽²⁾ 01001 = Output Compare 9 • • • • • • • • • • • • • • • • • • •</pre>								
10101 = Input Capture 6 ⁽²⁾ 10100 = Input Capture 5 ⁽²⁾ 10011 = Input Capture 4 ⁽²⁾ 10010 = Input Capture 3 ⁽²⁾ 10001 = Input Capture 2 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • • • • • • • • • • • • •		10111 = Input	t Capture 8 ⁽²⁾					
10100 = Input Capture $5^{(2)}$ 10011 = Input Capture $4^{(2)}$ 10010 = Input Capture $3^{(2)}$ 10001 = Input Capture $2^{(2)}$ 10000 = Input Capture $1^{(2)}$ 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture $9^{(2)}$ 01001 = Output Compare 9 • •								
10011 = Input Capture 4 ⁽²⁾ 10010 = Input Capture 3 ⁽²⁾ 10001 = Input Capture 2 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • • • • • • • • • • • • •		10100 = Input	t Capture 5 ⁽²⁾					
10001 = Input Capture 2 ⁽²⁾ 10000 = Input Capture 1 ⁽²⁾ 01111 = Timer5 01100 = Timer4 01101 = Timer3 01001 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • • • 00010 = Output Compare 2 00001 = Output Compare 1		10011 = Input	t Capture 4 ⁽²⁾					
10000 = Input Capture 1 ⁽²⁾ 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • • 00010 = Output Compare 2 00001 = Output Compare 1		10010 = Input	t Capture $3^{(2)}$					
01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • • • 00010 = Output Compare 2 00001 = Output Compare 1								
01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • • 00010 = Output Compare 2 00001 = Output Compare 1		01111 = Time	er5					
01100 = Timer2 01011 = Timer1 01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • • 00010 = Output Compare 2 00001 = Output Compare 1								
01010 = Input Capture 9 ⁽²⁾ 01001 = Output Compare 9 • • 00010 = Output Compare 2 00001 = Output Compare 1								
01001 = Output Compare 9 • • 00010 = Output Compare 2 00001 = Output Compare 1								
• • • 00010 = Output Compare 2 00001 = Output Compare 1								
00001 = Output Compare 1		•						
00001 = Output Compare 1		•						
00001 = Output Compare 1		• 00010 = Outr	out Compare 2					
00000 = Not synchronized to any other module		00001 = Outp	out Compare 1					
		00000 = Not s	synchronized to	o any other mo	dule			

- Note 1: Use these inputs as trigger sources only and never as sync sources.
 - 2: Never use an IC module as its own trigger source by selecting this mode.

15.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Output Compare with Dedicated Timer"* (DS39723). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GC010 family all feature seven independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce Pulse-Width Modulated (PWM) waveforms for driving power applications.

Key features of the output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable trigger/sync sources available
- Two separate Period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

15.1 General Operating Modes

15.1.1 SYNCHRONOUS AND TRIGGER MODES

When the output compare module operates in a Free-Running mode, the internal 16-bit counter, OCxTMR, runs counts up continuously, wrapping around from 0xFFFF to 0x0000 on each overflow. Its period is synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs.

In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-Running mode is selected by default or any time that the SYNCSEL<4:0> bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

15.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-bit Timer and Duty Cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs and the even numbered module (OCy) provides the Most Significant 16 bits. Wrap-arounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bit (OCxCON2<8>) for both modules. For more details on cascading, refer to the "*PIC24F Family Reference Manual*", **Section 35.** "**Output Compare with Dedicated Timer**" (DS39723).




FIGURE 15-1: OUTPUT COMPARE x BLOCK DIAGRAM (16-BIT MODE)

15.2 Compare Operations

In Compare mode (Figure 15-1), the output compare module can be configured for single-shot or continuous pulse generation. It can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
 - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
 - b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
 - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.

- 3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- 5. Set the OCM<2:0> bits for the appropriate compare operation (= 0xx).
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSELx bits to '00000' (no sync/trigger source).
- Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bit for the selected timer, which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.

For 32-bit cascaded operation, these steps are also necessary:

- Set the OC32 bits for both registers (OCyCON2<8>) and (OCxCON2<8>). Enable the even numbered module first to ensure the modules will start functioning in unison.
- Clear the OCTRIG bit of the even module (OCyCON2<7>), so the module will run in Synchronous mode.
- 3. Configure the desired output and Fault settings for OCy.
- 4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
- If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGMODE (OCxCON1<3>) and SYNCSELx (OCxCON2<4:0>) bits.
- Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.

Depending on the output mode selected, the module holds the OCx pin in its default state and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes and after each OCxRS match in Double Compare modes.

Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

15.3 Pulse-Width Modulation (PWM) Mode


In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for PWM operation:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- 2. Calculate the desired duty cycles and load them into the OCxR register.
- 3. Calculate the desired period and load it into the OCxRS register.
- Select the current OCx as the synchronization source by writing 0x1F to the SYNCSEL<4:0> bits (OCxCON2<4:0>) and '0' to the OCTRIG bit (OCxCON2<7>).
- 5. Select a clock source by writing to the OCTSEL<2:0> bits (OCxCON1<12:10>).
- 6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 7. Select the desired PWM mode in the OCM<2:0> bits (OCxCON1<2:0>).
- Appropriate Fault inputs may be enabled by using the ENFLT<2:0> bits as described in Register 15-1.
- 9. If a timer is selected as a clock source, set the selected timer prescale value. The selected timer's prescaler output is used as the clock input for the OCx timer and not the selected timer output.

Note: This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.





15.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 15-1.

EQUATION 15-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = $[(PRy) + 1 \bullet TCY \bullet (Timer Prescale Value)]$

Where: PWM Frequency = 1/[PWM Period]

Note 1: Based on TCY = TOSC * 2; Doze mode and PLL are disabled.

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7, written into the PRy register, will yield a period consisting of 8 time base cycles.

15.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 15-1 for PWM mode timing details. Table 15-1 and Table 15-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

EQUATION 15-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾

$$Maximum PWM Resolution (bits) = \frac{\log_{10} \left(\frac{FCY}{FPWM \bullet (Timer Prescale Value)} \right)}{\log_{10}^{(2)}} bits$$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

EXAMPLE 15-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where Fosc = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.

TCY = 2 * TOSC = 62.5 ns

PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 ms

PWM Period = $(PR2 + 1) \bullet TCY \bullet (Timer2 Prescale Value)$

 $19.2 \text{ ms} = PR2 + 1) \bullet 62.5 \text{ ns} \bullet 1$

PR2 = 306

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:

PWM Resolution = $log_{10}(FCY/FPWM)/log_{10}2)$ bits

 $= (\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}2) \text{ bits}$

= 8.3 bits

Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.

						- (
PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

TABLE 15-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)⁽¹⁾

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

TABLE 15-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

^{© 2012-2013} Microchip Technology Inc.

REGISTER 15-1:

U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 OCSIDL OCTSEL2 OCTSEL1 **OCTSEL0** ENFLT2⁽²⁾ ENFLT1⁽²⁾ bit 15 bit 8 R/W-0 R/W-0, HSC R/W-0, HSC R/W-0, HSC R/W-0 R/W-0 R/W-0 R/W-0 OCFLT2^(2,3) OCFLT0^(2,4) OCM0⁽¹⁾ ENFLTO⁽²⁾ OCFLT1^(2,4) OCM2⁽¹⁾ OCM1⁽¹⁾ TRIGMODE bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 OCSIDL: Output Compare x Stop in Idle Mode Control bit 1 = Output Compare x Halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode bit 12-10 OCTSEL<2:0>: Output Compare x Timer Select bits 111 = Peripheral clock (FCY) 110 = Reserved 101 = Reserved 100 = Timer1 clock (only the synchronous clock is supported) 011 = Timer5 clock 010 = Timer4 clock 001 = Timer3 clock 000 = Timer2 clock bit 9 ENFLT2: Fault Input 2 Enable bit⁽²⁾ 1 = Fault 2 (Comparator 1/2/3 out) is enabled⁽³⁾ 0 = Fault 2 is disabled ENFLT1: Fault Input 1 Enable bit⁽²⁾ bit 8 1 = Fault 1 (OCFB pin) is enabled⁽⁴⁾ 0 = Fault 1 is disabled ENFLT0: Fault Input 0 Enable bit⁽²⁾ bit 7 1 = Fault 0 (OCFA pin) is enabled⁽⁴⁾ 0 = Fault 0 is disabled OCFLT2: PWM Fault 2 (Comparator 1/2/3) Condition Status bit^(2,3) bit 6 1 = PWM Fault 2 has occurred 0 = No PWM Fault 2 has occurred OCFLT1: PWM Fault 1 (OCFB pin) Condition Status bit^(2,4) bit 5 1 = PWM Fault 1 has occurred 0 = No PWM Fault 1 has occurred Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)". 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110. 3: The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels; Comparator 3 output controls the OC7-OC9 channels.

OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

4: The OCFA/OCFB Fault inputs must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 4 OCFLT0: PWM Fault 0 (OCFA pin) Condition Status bit^(2,4)
 - 1 = PWM Fault 0 has occurred
 - 0 = No PWM Fault 0 has occurred
- bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or by software
 - 0 = TRIGSTAT is only cleared by software
- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits⁽¹⁾
 - 111 = Center-Aligned PWM mode on $OCx^{(2)}$
 - 110 = Edge-Aligned PWM mode on $OCx^{(2)}$
 - 101 = Double Compare Continuous Pulse mode: Initializes the OCx pin low; toggles the OCx state continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: Initializes the OCx pin low; toggles the OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare Continuous Pulse mode: Compare events continuously toggle the OCx pin
 - 010 = Single Compare Single-Shot mode: Initializes OCx pin high; compare event forces the OCx pin low
 - 001 = Single Compare Single-Shot mode: Initializes OCx pin low; compare event forces the OCx pin high
 - 000 = Output compare channel is disabled
- Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
 - 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110.
 - **3:** The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels; Comparator 3 output controls the OC7-OC9 channels.
 - 4: The OCFA/OCFB Fault inputs must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV		DCB1 ⁽³⁾	DCB0 ⁽³⁾	OC32
bit 15	•						bit 8
R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit C
Legend:		HS = Hardwa	re Settable bit				
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15		It Mode Select I					
		ode is maintaine in software	ed until the Fau	It source is ren	noved and the	corresponding	OCFLT0 bit is
		n sonware de is maintaine	d until the Fau	It source is rem	oved and a ne	w PWM period	starts
bit 14	FLTOUT: Fai						
		itput is driven h	igh on a Fault				
		itput is driven lo					
bit 13	FLTTRIEN: F	ault Output Sta	ite Select bit				
		rced to an outpu					
		condition is una	ffected by a Fa	ult			
bit 12	OCINV: OCx						
		put is inverted put is not invert	od				
bit 11		nted: Read as '					
bit 10-9	-	PWM Duty Cycl		ant hite(3)			
DIL 10-9		OCx falling edg	•		`		
		OCx falling edg					
	01 = Delays	OCx falling edg	e by ¼ of the i	nstruction cycle	;		
		lling edge occur			-		
bit 8		ade Two Output	•	lules Enable bi	t (32-bit operati	on)	
		e module opera e module opera					
bit 7		Cx Trigger/Sync					
		OCx from the s		ted by the SYN	CSEL x bits		
		nizes OCx with				S	
bit 6	TRIGSTAT: 1	limer Trigger St	atus bit				
	1 = Timer so	ource has been	triggered and is	s running			
	0 = Timer so	ource has not be	een triggered a	nd is being held	d clear		
bit 5		x Output Pin D	irection Select	bit			
	1 = OCx pin		orol v io come -		nin		
	0 = Output C	ompare Periph	erar x is connec	cied to an OCX	pin		
	Never use an OC SYNCSELx setti		own trigger sou	urce, either by s	selecting this m	ode or another	equivalent
2 : L	Jse these inputs	as trigger sour	ces only and ne	ever as sync so	ources.		

3: The DCB<1:0> bits are double-buffered in the PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits 11111 = This OC module⁽¹⁾
 - 11111 = This OC module⁽¹⁾ 11110 = OCTRIG1 External Input
 - 11101 = OCTRIG2 External Input
 - $11100 = CTMU^{(2)}$
 - 11011 = Pipeline A/D⁽²⁾
 - 11010 = Comparator 3⁽²⁾
 - 11001 = Comparator 2⁽²⁾
 - 11000 = Comparator 1⁽²⁾
 - 10111 = Input Capture $8^{(2)}$
 - 10110 = Input Capture $7^{(2)}$
 - 10101 =Input Capture 6⁽²⁾
 - 10100 = Input Capture $5^{(2)}$ 10011 = Input Capture $4^{(2)}$
 - 10011 =Input Capture 4⁴
 - 10010 =Input Capture 3⁽²⁾ 10001 =Input Capture 2⁽²⁾
 - $10001 = \text{input Capture } 2^{(-)}$ $10000 = \text{input Capture } 1^{(2)}$
 - 01111 = Timer5
 - 01110 = Timer4
 - 01101 = Timer3
 - 01100 = Timer3
 - 01011 = Timer1
 - $01010 = \text{Input Capture 9}^{(2)}$
 - $01001 = \text{Output Capture 9}^{(1)}$
 - $01000 = \text{Output Compare 8}^{(1)}$
 - 00111 = Output Compare 7⁽¹⁾
 - 00110 = Output Compare 6⁽¹⁾
 - 00101 = Output Compare 5⁽¹⁾
 - 00100 = Output Compare 4⁽¹⁾
 - 00011 = Output Compare 3⁽¹⁾
 - 00010 = Output Compare 2⁽¹⁾
 - 00001 = Output Compare 1⁽¹⁾
 - 00000 = Not synchronized to any other module
- **Note 1:** Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSELx setting.
 - 2: Use these inputs as trigger sources only and never as sync sources.
 - 3: The DCB<1:0> bits are double-buffered in the PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

NOTES:

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Serial Peripheral Interface (SPI)"* (DS39699). The information in this data sheet supersedes the information in the FRM.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the SPI and SIOP Motorola[®] interfaces. All devices of the PIC24FJ128GC010 family include two SPI modules.

The module supports operation in two buffer modes. In Standard Buffer mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note:	Do not perform Read/Modify/Write opera-
	tions (such as bit-oriented instructions) on
	the SPIxBUF register in either Standard or
	Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:

- · SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, \overline{SSx} is not used; in the 2-pin mode, both SDOx and \overline{SSx} are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 16-1 and Figure 16-2.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 or SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the two SPI modules.


To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 16-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)




To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIx-CON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 16-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
SPIEN ⁽¹⁾		SPISIDL	—	—	SPIBEC2	SPIBEC1	SPIBEC0
bit 15							bit 8
R-0, HSC	R/C-0, HS	R-0, HSC	R/W-0	R/W-0	R/W-0	R-0, HSC	R-0, HSC
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF
bit 7							bit 0
Legend:		C = Clearable	bit	HS = Hardwa	are Settable bit		
R = Readat	ole bit	W = Writable I	pit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
HSC = Hard	dware Settable/C	learable bit					
bit 15	SPIEN: SPIX	Enable bit ⁽¹⁾					
	1 = Enables	module and cor	nfigures SCKx	, SDOx, SDIx a	and SSx as seri	al port pins	
	0 = Disables	module					
bit 14	Unimplemen	ted: Read as '0)'				
bit 13	SPISIDL: SPI	Ix Stop in Idle N	lode bit				
		ues module op			dle mode		
		s module opera		ode			
bit 12-11	-	ted: Read as '0					
bit 10-8		SPIx Buffer E	lement Count	t bits (valid in E	nhanced Buffer	mode)	
	Master mode: The number of	: of SPI transfers	pending.				
	<u>Slave mode:</u> The number of	of SPI transfers	unread				
bit 7		Shift Register		ntv hit (valid in	Enhanced Buff	er mode)	
	1 = SPIx Shit	ft register is em ft register is not	pty and ready				
bit 6		x Receive Over					
		te/word is comp	U	and discarded	: the user softw	are has not rea	id the previous
	•	e SPIxBUF reg	-		,		
		ow has occurre					
bit 5	SRXMPT: SP	Ix Receive FIF	D Empty bit (v	alid in Enhance	ed Buffer mode)	
		FIFO is empty FIFO is not emp					
bit 4-2		-	-	ite (valid in Enk	ancod Buffor n	ando)	
DIL 4-2		SPIx Buffer Inte pt when the SP				ioue)	
		pt when the las			,	X FIFO is emp	oty
	101 = Interru	pt when the las	t bit is shifted	out of SPIxSR;	now the transr	nit is complete	-
		pt when one da				e TX FIFO has	one open spot
		pt when the SP pt when the SP					
		pt when data is				s set)	
	000 = Interru	pt when the last					npty (SRXMPT
	bit is s	et)					
		e					

Note 1: If SPIEN = 1, these functions must be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 16-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit has not yet started, SPIxTXB is full 0 = Transmit has started, SPIxTXB is empty
	In Standard Buffer mode: Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
	In Enhanced Buffer mode: Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	 1 = Receive is complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty
	In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.
	In Enhanced Buffer mode:
	Automatically set in hardware when SPIx transfers data from the SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

Note 1: If SPIEN = 1, these functions must be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾
oit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽⁴⁾		MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0
bit 7	Ölü	MOTER	011122	OFFICE	OFFICE		bit (
Legend:							
R = Reada	ıble bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkn	iown
			- 1				
bit 15-13	-	ted: Read as '			`		
bit 12	1 = Internal S		bit (SPI Master abled; pin funct		,		
bit 11		able SDOx Pin					
			y the module; p	in functions as	1/0		
		n is controlled I					
bit 10	MODE16: Wo	ord/Byte Comm	unication Selec	ct bit			
		nication is word					
		nication is byte-	. ,				
bit 9		ata Input Samp	ole Phase bit				
	Master mode		t the end of dat	a output time			
			t the middle of o		e		
	Slave mode:			·			
bit 8		lock Edge Sele	SPIx is used in	Slave mode.			
DILO		•	ges on transitio	n from active cl	ock state to Idl	e clock state (s	ee hit 6)
			ges on transitio				
bit 7			(Slave mode) b			-	·
	1 = SSx pin i	s used for Slav			, the port functi	on	
bit 6		Polarity Select I					
2	1 = Idle state	e for the clock is	s a high level; a s a low level; ac				
bit 5		x Master Mode			ligit level		
DIL D	1 = Master m						
	0 = Slave mo						
Note 1:	If DISSCK = 0, Select (PPS)" for			available RPn	pin. See <mark>Sectio</mark>	on 11.4 "Perip	heral Pin
2:	If DISSDO = 0, S Select (PPS)" for			available RPn	pin. See Secti	on 11.4 "Perip	oheral Pin
	The CKE bit is no SPI modes (FRM	IEN = 1).					
4:	If SSEN = 1, SSx Select (PPS)" for			ilable RPn/PRI	n pin. See <mark>Sec</mark>	tion 11.4 "Peri	ipheral Pin

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - .

 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
 - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
 - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 4: If SSEN = 1, SSx must be configured to an available RPn/PRIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
FRMEN	SPIFSD	SPIFPOL	_	_	—				
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
		_		—	—	SPIFE	SPIBEN		
bit 7							bit C		
Lovende									
Legend:	, hit	M = Mritable b	+		nanted hit rea	d oo 'O'			
R = Readable bit W = Writable bit			L	U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown					
-n = Value at	PUR	'1' = Bit is set		0 = Bit is clea	ared	x = Bit is unki	lown		
bit 15	FRMEN: Framed SPIx Support bit								
	1 = Framed SPIx support is enabled								
		SPIx support is d							
bit 14	SPIFSD: SPIx Frame Sync Pulse Direction Control on \overline{SSx} Pin bit								
	1 = Frame Sync pulse input (slave)								
	0 = Frame Sync pulse output (master)								
bit 13	SPIFPOL: SPIx Frame Sync Pulse Polarity bit (Frame mode only)								
	1 = Frame Sync pulse is active-high								
		ync pulse is activ	/e-low						
bit 12-2	Unimplemented: Read as '0'								
bit 1	SPIFE: SPIx Frame Sync Pulse Edge Select bit								
	1 = Frame Sync pulse coincides with the first bit clock								
	0 = Frame Sync pulse precedes the first bit clock								
bit 0	SPIBEN: SPIx Enhanced Buffer Enable bit								
	 Enhanced buffer is enabled Enhanced buffer is disabled (Legacy mode) 								
	n = Lnhonoo								

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2




FIGURE 16-4: SPIX MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)





FIGURE 16-5: SPIX MASTER, FRAME MASTER CONNECTION DIAGRAM








FIGURE 16-7: SPIx SLAVE, FRAME MASTER CONNECTION DIAGRAM





FIGURE 16-8: SPIx SLAVE, FRAME SLAVE CONNECTION DIAGRAM



EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPIX CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler x Secondary Prescaler

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

TABLE 16-1: SAMPLE SCKx FREQUENCIES^(1,2)

Fcy = 16 MHz	Secondary Prescaler Settings					
	1:1	2:1	4:1	6:1	8:1	
	1:1	Invalid	8000	4000	2667	2000
Drimer / Dresseler Cettings	4:1	4000	2000	1000	667	500
Primary Prescaler Settings	16:1	1000	500	250	167	125
	64:1	250	125	63	42	31
FCY = 5 MHz						
	1:1	5000	2500	1250	833	625
Drimen / Dresseler Cettings	4:1	1250	625	313	208	156
Primary Prescaler Settings	16:1	313	156	78	52	39
	64:1	78	39	20	13	10

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: SCKx frequencies are shown in kHz.

NOTES:

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Inter-Integrated Circuit™ (I²C™)"* (DS39702). The information in this data sheet supersedes the information in the FRM.

The Inter-Integrated CircuitTM (I^2C^{TM}) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.


The I²C module supports these features:

- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL
- A block diagram of the module is shown in Figure 17-1.

17.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat Steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.



17.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 17-1.

EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE^(1,2)

$$FSCL = \frac{FCY}{I2CxBRG + 1 + \frac{FCY}{10,000,000}}$$

or:
$$I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10,000,000} - 1\right)$$

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system-level parameters. The actual clock rate should be measured in its intended application.

17.3 Slave Address Masking

The I2CxMSK register (Register 17-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond, whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '0100000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 17-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Deguined System Foot	Fay	I2CxB	Actual Fool		
Required System FSCL	FCY	(Decimal)	(Hexadecimal)	Actual FscL	
100 kHz	16 MHz	157	9D	100 kHz	
100 kHz	8 MHz	78	4E	100 kHz	
100 kHz	4 MHz	39	27	99 kHz	
400 kHz	16 MHz	37	25	404 kHz	
400 kHz	8 MHz	18	12	404 kHz	
400 kHz	4 MHz	9	9	385 kHz	
400 kHz	2 MHz	4	4	385 kHz	
1 MHz	16 MHz	13	D	1.026 MHz	
1 MHz	8 MHz	6	6	1.026 MHz	
1 MHz	4 MHz	3	3	0.909 MHz	

TABLE 17-1: I²C[™] CLOCK RATES^(1,2)

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system-level parameters. The actual clock rate should be measured in its intended application.

TABLE 17-2: $I^2 C^{TM} RESERVED ADDRESSES^{(1)}$

Slave Address	R/W Bit	Description			
000 000	0	General Call Address ⁽²⁾			
000 000	1	Start Byte			
0000 001	x	CBus Address			
0000 01x	х	Reserved			
0000 1xx	x	HS Mode Master Code			
1111 0xx	x	10-Bit Slave Upper Byte ⁽³⁾			
1111 1xx	х	Reserved			

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

- 2: The address will be Acknowledged only if GCEN = 1.
- 3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15		·			•	•	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7							bit (
Legend:		HC = Hardwa	re Clearable bi	t						
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15	I2CEN: I2Cx	Enable bit								
	1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins									
	$0 = \text{Disables the I2Cx module; all I}^2 \text{C}^{\text{TM}}$ pins are controlled by port functions									
bit 14	Unimplemer	nted: Read as '	0'							
bit 13	12CSIDL: 120	Cx Stop in Idle I	/lode bit							
	1 = Discontinues module operation when device enters an Idle mode									
	0 = Continues module operation in Idle mode									
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)									
	 1 = Releases SCLx clock 0 = Holds SCLx clock low (clock stretch) 									
	If STREN = 1:									
	Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware is clea									
	at the beginning of slave transmission. Hardware is clear at the end of slave reception.									
	<u>If STREN = 0:</u> Bit is R/S (i.e., software may only write '1' to release clock). Hardware is clear at the beginning of slave									
	transmission.	-	only write 11 to	release clock)	. Hardware is c	clear at the begi	inning of slave			
bit 11	IPMIEN: Intelligent Platform Management Interface (IPMI) Enable bit									
	1 = IPMI Support mode is enabled; all addresses are Acknowledged									
	0 = IPMI Sup	pport mode is c	isabled							
bit 10		t Slave Address	•							
	1 = I2CxADD is a 10-bit slave address									
	0 = I2CxADD is a 7-bit slave address									
bit 9	DISSLW: Disable Slew Rate Control bit									
	 1 = Slew rate control is disabled 0 = Slew rate control is enabled 									
bit 8	SMEN: SMBus Input Levels bit									
Sit 0	1 = Enables I/O pin thresholds compliant with SMBus specifications									
	0 = Disables the SMBus input thresholds									
bit 7	GCEN: Gene	eral Call Enable	bit (when operation	ating as I ² C sla	ave)					
	 1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled fo reception) 									
		call address is	disabled							
bit 6	STREN: SCL	x Clock Stretch	n Enable bit (wh	en operating a	s I ² C slave)					
	Used in conjunction with the SCLREL bit.									
			eive clock stret	•						
		soliware of re	ceive clock stret	loning						

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master; applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master; applicable during master receive)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits the ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence. 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware is clear at the end of the eighth bit of the master receive data byte.
	0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on the SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence.
	0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Repeated Start condition on the SDAx and SCLx pins. Hardware is clear at the end of the master Repeated Start sequence.
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Start sequence.
	0 = Start condition is not in progress

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10
bit 15	1						bit 8
L							5100
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	DAC	Р	S	R/W	RBF	TBF
bit 7					·	•	bit 0
Legend:		C = Clearable	e bit	HS = Hardwar	e Settable bit		
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
HSC = Hard	ware Settable/Cl	earable bit					
bit 15		knowledge Sta					
	1 = NACK wa 0 = ACK was	is detected last	[
			the end of Ack	nowledge.			
bit 14	TRSTAT: Tran	smit Status bit	(when operatin	ig as l ² C™ mas	ter; applicable	to master trans	mit operation)
	1 = Master tra	ansmit is in pro	gress (8 bits + .	ACK)			
		ansmit is not in					
		-	-	nsmission; hard	ware is clear at	the end of slave	Acknowledge.
bit 13-11	-	ed: Read as '					
bit 10		Bus Collision D					
	\perp = A bus coll 0 = No bus co		aetectea aurin	g a master ope	ration		
			ion of a bus co	llision.			
bit 9	GCSTAT: Gen	eral Call Statu	s bit				
	1 = General c	all address wa	s received				
		all address wa					
h:+ 0				the general call	address; nardw	are is clear at a	stop detection.
bit 8		t Address Statu dress was mato					
		fress was male					
				the matched 10-	bit address; hard	dware is clear at	Stop detection.
bit 7	IWCOL: Write						
			e I2CxTRN reg	ister failed beca	use the I ² C mo	dule is busy	
	0 = No collisio		anal of a write		ila huay (alaara	d by coffwore)	
hit 6				to I2CxTRN wh	lie busy (cleare	u by soltware).	
bit 6		Receive Overflo	-	/ register is still	holding the pre	vious byte	
	0 = No overflo				noiding the pre	vious byte	
	Hardware is se	et at an attemp	t to transfer I20	CxRSR to I2CxF	RCV (cleared by	y software).	
bit 5	DAC: Data/Ad	Idress bit (whe	n operating as	l ² C slave)			
			te received wa				
				s a device addr			finiahaa h
	reception of a		vice address r	natch. Hardwar	e is set atter a		misnes or by
	. seeption of u	5.410 Sylo.					

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	R/W : Read/Write Information bit (when operating as I ² C slave)
	 1 = Read: Indicates the data transfer is output from the slave 0 = Write: Indicates the data transfer is input to the slave Hardware is set or clear after the reception of an I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive is complete, I2CxRCV is full 0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with the received byte; hardware is clear when the software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware is set when software writes to I2CxTRN; hardware is clear at the completion of data transmission.

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AMSK7 | AMSK6 | AMSK5 | AMSK4 | AMSK3 | AMSK2 | AMSK1 | AMSK0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Mask for Address Bit x Select bits

1 = Enables masking for bit x of the incoming message address; bit match is not required in this position

0 = Disables masking for bit x; bit match is required in this position

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "UART" (DS39708). The information in this data sheet supersedes the information in the FRM.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and includes an IrDA[®] encoder and decoder.

The primary features of the UARTx module are:

- Full-Duplex, 8 or 9-Bit Data Transmission Through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits

FIGURE 18-1:

Hardware Flow Control Option with the UxCTS and UxRTS Pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 15 bps to 1 Mbps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UARTx is shown in Figure 18-1. The UARTx module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver

Baud Rate Generator IrDA® Hardware Flow Control UARTX Receiver UARTX Receiver UARTX Transmitter UARTX UARTX UARTX UARTX UARTX UARTX The UARTX inputs and outputs must all be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

UARTX SIMPLIFIED BLOCK DIAGRAM

18.1 UARTx Baud Rate Generator (BRG)

The UARTx module includes a dedicated, 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 18-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 18-1: UARTX BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate =
$$\frac{FCY}{16 \cdot (UxBRG + 1)}$$

UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: FCY denotes the instruction cycle clock frequency (FOSC/2).

2: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for UxBRG = 0) and the minimum baud rate possible is Fcy/(16 * 65536).

Equation 18-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 18-2: UARTX BAUD RATE WITH BRGH = $1^{(1,2)}$

	Baud Rate = $\frac{FCY}{4 \cdot (UxBRG + 1)}$
	$UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$
Note 1:	Fcy denotes the instruction cycle clock frequency.
2:	Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 18-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate = FCY/(16 (BRGx + 1))Solving for BRGx Value: BRGx = ((FCY/Desired Baud Rate)/16) - 1BRGx = ((4000000/9600)/16) - 1BRGx = 25 Calculated Baud Rate = 4000000/(16 (25 + 1))= 9615Error = (Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate= (9615 - 9600)/9600= 0.16%

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

18.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UARTx:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write a data byte to the lower byte of the UxTX-REG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternatively, the data byte may be transferred while UTXEN = 0 and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

18.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UARTx for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

18.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- 3. A receive interrupt will be generated when one or more data characters have been received, as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware controlled pins that are associated with the UARTx module. These two pins allow the UARTx to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

18.7 Infrared Support

The UARTx module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

18.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UARTx module is enabled. It can be used to support the IrDA codec chip.

18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UARTx has full implementation of the IrDA encoder and decoder as part of the UARTx module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN1	UEN0
bit 15							bit 8
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit C
Legend:		HC = Hardwar	e Clearable bi	t			
R = Readabl	e bit	W = Writable b	it	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	1 = UARTx is	NRTx Enable bit ⁽ s enabled, all UA s disabled, all UAI	RTx pins are				
bit 14	Unimplemen	ted: Read as '0'					
bit 13		Tx Stop in Idle M					
		ues module ope s module operat			e mode		
bit 12	IREN: IrDA® I	Encoder and De	coder Enable	bit ⁽²⁾			
		oder and decode					
bit 11	RTSMD: Mod	le Selection for I	JxRTS Pin bit				
		in is in Simplex in is in Flow Cor					
bit 10	Unimplemen	ted: Read as '0'					
bit 9-8	UEN<1:0>: U	ARTx Enable bi	ts				
	10 = UxTX, U 01 = UxTX, U	JxRX and BCLK: JxRX, UxCTS ar JxRX and UxRTS nd UxRX pins a thes	$\frac{1}{0}$ $\overline{\text{UxRTS}}$ pins	s are enabled an bled and <u>used;</u>	nd used UxCTS pin is o	controlled by po	rt latches
bit 7	WAKE: Wake	-up on Start Bit	Detect During	Sleep Mode Er	nable bit		
	in hardwa	vill continue to sa are on the follow -up is enabled			is generated on	the falling edge	e, bit is cleared
bit 6	LPBACK: UA	RTx Loopback I	Mode Select b	oit			
		Loopback mode k mode is disabl	ed				
bit 5	ABAUD: Auto	o-Baud Enable b	it				
	1 = Enables cleared in	baud rate meas n hardware upor e measurement	urement on th completion		er – requires re	ception of a Sy	nc field (55h);
		the peripheral in eripheral Pin Se			-	vailable RPn/RI	PIn pin. See
0 . TI				mada (DDCU -	 a) 		

REGISTER 18-1: UXMODE: UARTX MODE REGISTER

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 4 **RXINV:** Receive Polarity Inversion bit
 - 1 = UxRX Idle state is '0'
 - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = High-Speed mode (4 BRG clock cycles per bit)
 - 0 = Standard Speed mode (16 BRG clock cycles per bit)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0	—	UTXBRK	UTXEN ⁽²⁾	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Settable/C	Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
HS = Hardware Settable bit	HC = Hardware Clearable b	it	

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit⁽¹⁾

	IREN = 0:
	1 = UxTX is Idle '0'
	0 = UxTX is Idle '1'
	IREN = 1:
	1 = UxTX is Idle '1'
	0 = UxTX is Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	 1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit ⁽²⁾
	1 = Transmit is enabled, UxTX pin is controlled by UARTx
	 0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the port
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
Note 1:	The value of the bit only affects the transmit properties of the module when the IrDA [®] encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-	6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
		 11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters
bit 5		ADDEN: Address Character Detect bit (bit 8 of received data = 1)
		 1 = Address Detect mode is enabled (if 9-bit mode is not selected, this does not take effect) 0 = Address Detect mode is disabled
bit 4		RIDLE: Receiver Idle bit (read-only)
		1 = Receiver is Idle0 = Receiver is active
bit 3		PERR: Parity Error Status bit (read-only)
		 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2		FERR: Framing Error Status bit (read-only)
		 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1		OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
		1 = Receive buffer has overflowed
		 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition); will reset the receiver buffer and the RSR to the empty state
bit 0		URXDA: UARTx Receive Buffer Data Available bit (read-only)
		 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note	1:	The value of the bit only affects the transmit properties of the module when the IrDA [®] encoder is enabled (IREN = 1).
	2.	If LIAPTEN = 1, the peripheral inputs and outputs must be configured to an available PPn/PPIn pin. See

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

NOTES:

19.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "USB On-The-Go (OTG)" (DS39721). The information in this data sheet supersedes the information in the FRM.

PIC24FJ128GC010 family devices contain a full-speed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act as either a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).

For more details on OTG operation, refer to the "*On-The-Go Supplement*" to the "*USB 2.0 Specification*", published by the USB-IF. For more details on USB operation, refer to the "*Universal Serial Bus Specification*", v2.0.

The USB OTG module offers these features:

- USB functionality in Device and Host modes, and OTG capabilities for Application-Controlled mode switching
- Software-selectable module speeds of full speed (12 Mbps) or low speed (1.5 Mbps, available in Host mode only)
- Support for all four USB transfer types: control, interrupt, bulk and isochronous
- 16 bidirectional endpoints for a total of 32 unique endpoints
- DMA interface for data RAM access
- Queues up to sixteen unique endpoint transfers without servicing
- Integrated, on-chip USB transceiver with support for off-chip transceivers via a digital interface
- Integrated VBUS generation with on-chip comparators and boost generation, and support of external VBUS comparators and regulators through a digital interface
- Configurations for on-chip bus pull-up and pull-down resistors

A simplified block diagram of the USB OTG module is shown in Figure 19-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and Buffer Descriptors (BDs) are used for the transmission and reception of data.


In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. RX (Receive) will be used to describe transfers that move data from the USB to the microcontroller and TX (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 19-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.

TABLE 19-1: CONTROLLER-CENTRIC DATA DIRECTION FOR USB HOST OR TARGET

USB Mode	Direction				
USB Wode	RX	тх			
Device	OUT or SETUP	IN			
Host	IN	OUT or SETUP			

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.

Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to www.microchip.com/usb for the latest firmware and driver support.



19.1 Hardware Configuration

19.1.1 DEVICE MODE

19.1.1.1 D+ Pull-up Resistor

PIC24FJ128GC010 family devices have a built-in 1.5 kΩ resistor on the D+ line that is available when the microcontroller is operating in Device mode. This is used to signal an external host that the device is operating in Full-Speed Device mode. It is engaged by setting the USBEN bit (U1CON<0>) and powering up the USB module (USBPWR = 1). If the OTGEN bit (U1OTGCON<2>) is set, then the D+ pull-up is enabled through the DPPULUP bit (U1OTGCON<7>).

19.1.1.2 The VBUS Pin

In order to meet the USB 2.0 specification requirement, relating to the back drive voltage on the D+/D- pins, the USB module incorporates VBUS level sensing comparators. When the comparators detect the VBUS level below the VA_SESS_VLD level, the hardware will automatically disable the D+ pull-up resistor described in Section 19.1.1.1 "D+ Pull-up Resistor". This allows the device to automatically meet the back drive requirement for D+ and D-, even if the application firmware does not explicitly monitor the VBUS level. Therefore, the VBUS microcontroller pin should not be left floating in USB Device mode application designs, and should normally be connected to the VBUS pin on the USB connector/cable (either directly or through a small resistance \leq 100 ohms).

19.1.1.3 Power Modes

Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are:

- Bus Power Only mode
- · Self-Power Only mode
- Dual Power with Self-Power Dominance

Bus Power Only mode (Figure 19-2) is effectively the simplest method. All power for the application is drawn from the USB.

To meet the inrush current requirements of the *"USB 2.0 OTG Specification"*, the total effective capacitance, appearing across VBUS and ground, must be no more than 10 μ F.

In the USB Suspend mode, devices must consume no more than 2.5 mA from the 5V VBUS line of the USB cable. During the USB Suspend mode, the D+ or Dpull-up resistor must remain active, which will consume some of the allowed suspend current.

In Self-Power Only mode (Figure 19-3), the USB application provides its own power, with very little power being pulled from the USB. Note that an attach indication is added to indicate when the USB has been connected and the host is actively powering VBUS.

To meet compliance specifications, the USB module (and the D+ or D- pull-up resistor) should not be enabled until the host actively drives VBUS high. One of the 5.5V tolerant I/O pins may be used for this purpose.

The application should never source any current onto the 5V VBUS pin of the USB cable when the USB module is operated in USB Device mode.

The Dual Power mode with Self-Power Dominance (Figure 19-4) allows the application to use internal power primarily, but switch to power from the USB when no internal power is available. Dual power devices must also meet all of the special requirements for inrush current and Suspend mode current previously described, and must not enable the USB module until VBUS is driven high.

FIGURE 19-2: BUS-POWERED INTERFACE EXAMPLE




FIGURE 19-3: SELF-POWER ONLY





FIGURE 19-4:

DUAL POWER EXAMPLE



19.1.2 HOST AND OTG MODES

19.1.2.1 D+ and D- Pull-Down Resistors

PIC24FJ128GC010 family devices have a built-in 15 kΩ pull-down resistor on the D+ and D- lines. These are used in tandem to signal to the bus that the microcontroller is operating in Host mode. They are engaged by setting the HOSTEN bit (U1CON<3>). If the OTGEN bit (U1OTGCON<2>) is set, then these pull-downs are enabled by setting the DPPULDWN and DMPULDWN bits (U1OTGCON<5:4>).

19.1.2.2 Power Configurations

In Host mode, as well as Host mode in On-The-Go operation, the *"USB 2.0 OTG Specification"* requires that the host application should supply power on VBUS. Since the microcontroller is running below VBUS, and is not able to source sufficient current, a separate power supply must be provided.

When the application is always operating in Host mode, a simple circuit can be used to supply VBUS and regulate current on the bus (Figure 19-5). For OTG operation, it is necessary to be able to turn VBUS on or off as needed, as the microcontroller switches between Device and Host modes. A typical example using an external charge pump is shown in Figure 19-6.





FIGURE 19-6: OTG INTERFACE EXAMPLE



19.1.3 USING AN EXTERNAL INTERFACE

Some applications may require the USB interface to be isolated from the rest of the system. PIC24FJ128GC010 family devices include a complete interface to communicate with and control an external USB transceiver, including the control of data line pull-ups and pull-downs. The VBUS voltage generation control circuit can also be configured for different VBUS generation topologies.

Refer to the "*PIC24F Family Reference Manual*", **Section 27. "USB On-The-Go (OTG)**" for information on using the external interface.

19.1.4 CALCULATING TRANSCEIVER POWER REQUIREMENTS

The USB transceiver consumes a variable amount of current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB supply voltage and the actual data patterns moving across the USB cable. Longer cables have larger capacitances and consume more total energy when switching output states. The total transceiver current consumption will be application-specific. Equation 19-1 can help estimate how much current actually may be required in full-speed applications.

Refer to the "*PIC24F Family Reference Manual*", **Section 27.** "**USB On-The-Go (OTG)**" for a complete discussion on transceiver power consumption.

EQUATION 19-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION

	$IXCVR = \frac{40 \text{ mA} \cdot \text{VUSB} \cdot \text{PZERO} \cdot \text{PIN} \cdot \text{LCABLE}}{3.3 \text{V} \cdot 5 \text{m}} + \text{IPULLUP}$
Legend:	VUSB – Voltage applied to the VUSB3V3 pin in volts (3.0V to 3.6V).
	PZERO – Percentage (in decimal) of the IN traffic bits sent by the PIC [®] microcontroller that are a value of '0'.
	PIN – Percentage (in decimal) of total bus bandwidth that is used for IN traffic.
	LCABLE – Length (in meters) of the USB cable. The "USB 2.0 OTG Specification" requires that full-speed applications use cables no longer than 5m.
	IPULLUP – Current which the nominal, 1.5 k Ω pull-up resistor (when enabled) must supply to the USB cable.

19.2 USB Buffer Descriptors and the BDT

Endpoint buffer control is handled through a structure called the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configurations.

The BDT can be located in any available 512-byte, aligned block of data RAM. The BDT Pointer (U1BDTP1) contains the upper address byte of the BDT and sets the location of the BDT in RAM. The user must set this pointer to indicate the table's location.

The BDT is composed of Buffer Descriptors (BDs) which are used to define and control the actual buffers in the USB RAM space. Each BD consists of two 16-bit, "soft" (non-fixed-address) registers, BDnSTAT and BDnADR, where n represents one of the 64 possible BDs (range of 0 to 63). BDnSTAT is the status register for BDn, while BDnADR specifies the starting address for the buffer associated with BDn.

Note: Since BDnADR is a 16-bit register, only the first 64 Kbytes of RAM can be accessed by the USB module.

Depending on the endpoint buffering configuration used, there are up to 64 sets of Buffer Descriptors, for a total of 256 bytes. At a minimum, the BDT must be at least 8 bytes long. This is because the *"USB 2.0 OTG Specification"* mandates that every device must have Endpoint 0 with both input and output for initial setup.

Endpoint mapping in the BDT is dependent on three variables:

- Endpoint number (0 to 15)
- Endpoint direction (RX or TX)
- Ping-pong settings (U1CNFG1<1:0>)

Figure 19-7 illustrates how these variables are used to map endpoints in the BDT.

In Host mode, only Endpoint 0 Buffer Descriptors are used. All transfers utilize the Endpoint 0 Buffer Descriptor and Endpoint Control register (U1EP0). For received packets, the attached device's source endpoint is indicated by the value of ENDPT<3:0> in the USB status register (U1STAT<7:4>). For transmitted packets, the attached device's destination endpoint is indicated by the value written to the Token register (U1TOK).




FIGURE 19-7: BDT MAPPING FOR ENDPOINT BUFFERING MODES

BDs have a fixed relationship to a particular endpoint, depending on the buffering configuration. Table 19-2 provides the mapping of BDs to endpoints. This relationship also means that gaps may occur in the BDT if endpoints are not enabled contiguously. This, theoretically, means that the BDs for disabled endpoints could be used as buffer space. In practice, users should avoid using such spaces in the BDT unless a method of validating BD addresses is implemented.

19.2.1 BUFFER OWNERSHIP

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory. This is done by using the UOWN bit as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.

When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its

corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.

The Buffer Descriptors have a different meaning based on the source of the register update. Register 19-1 and Register 19-2 show the differences in BDnSTAT depending on its current "ownership".

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the USB module updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count is updated.

19.2.2 DMA INTERFACE

The USB OTG module uses a dedicated DMA to access both the BDT and the endpoint data buffers. Since part of the address space of the DMA is dedicated to the Buffer Descriptors, a portion of the memory connected to the DMA must comprise a contiguous address space, properly mapped for the access by the module.

	BDs Assigned to Endpoint										
Endpoint	Mode 0 (No Ping-Pong)		Mode 1 (Ping-Pong on EP0 OUT)		Mode 2 (Ping-Pong on All EPs)		Mode 3 (Ping-Pong on All Other EPs, Except EP0)				
	Out	In	Out	In	Out	In	Out	In			
0	0	1	0 (E), 1 (O)	2	0 (E), 1 (O)	2 (E), 3 (O)	0	1			
1	2	3	3	4	4 (E), 5 (O)	6 (E), 7 (O)	2 (E), 3 (O)	4 (E), 5 (O)			
2	4	5	5	6	8 (E), 9 (O)	10 (E), 11 (O)	6 (E), 7 (O)	8 (E), 9 (O)			
3	6	7	7	8	12 (E), 13 (O)	14 (E), 15 (O)	10 (E), 11 (O)	12 (E), 13 (O)			
4	8	9	9	10	16 (E), 17 (O)	18 (E), 19 (O)	14 (E), 15 (O)	16 (E), 17 (O)			
5	10	11	11	12	20 (E), 21 (O)	22 (E), 23 (O)	18 (E), 19 (O)	20 (E), 21 (O)			
6	12	13	13	14	24 (E), 25 (O)	26 (E), 27 (O)	22 (E), 23 (O)	24 (E), 25 (O)			
7	14	15	15	16	28 (E), 29 (O)	30 (E), 31 (O)	26 (E), 27 (O)	28 (E), 29 (O)			
8	16	17	17	18	32 (E), 33 (O)	34 (E), 35 (O)	30 (E), 31 (O)	32 (E), 33 (O)			
9	18	19	19	20	36 (E), 37 (O)	38 (E), 39 (O)	34 (E), 35 (O)	36 (E), 37 (O)			
10	20	21	21	22	40 (E), 41 (O)	42 (E), 43 (O)	38 (E), 39 (O)	40 (E), 41 (O)			
11	22	23	23	24	44 (E), 45 (O)	46 (E), 47 (O)	42 (E), 43 (O)	44 (E), 45 (O)			
12	24	25	25	26	48 (E), 49 (O)	50 (E), 51 (O)	46 (E), 47 (O)	48 (E), 49 (O)			
13	26	27	27	28	52 (E), 53 (O)	54 (E), 55 (O)	50 (E), 51 (O)	52 (E), 53 (O)			
14	28	29	29	30	56 (E), 57 (O)	58 (E), 59 (O)	54 (E), 55 (O)	56 (E), 57 (O)			
15	30	31	31	32	60 (E), 61 (O)	62 (E), 63 (O)	58 (E), 59 (O)	60 (E), 61 (O)			

TABLE 19-2: ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT BUFFERING MODES

Legend: (E) = Even transaction buffer, (O) = Odd transaction buffer

REGISTER 19-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x, HSC					
UOWN	DTS	PID3	PID2	PID1	PID0	BC9	BC8
bit 15							bit 8

R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC
BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
bit 7 bit 0							

Legend:	HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	 UOWN: USB Own bit 1 = The USB module owns the BD and its corresponding buffer; the CPU must not modify the BD or the buffer
bit 14	DTS: Data Toggle Packet bit 1 = Data 1 packet 2 = Data 0 packet
bit 13-10	 Data 0 packet PID<3:0>: Packet Identifier bits (written by the USB module)
	In Device mode: Represents the PID of the received token during the last transfer. In Host mode:
	Represents the last returned PID or the transfer status indicator.
bit 9-0	BC<9:0>: Byte Count bits This represents the number of bytes to be transmitted or the maximum number of bytes to be received
	during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.

REGISTER 19-2: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, CPU MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	r-0	r-0	R/W-x	R/W-x	R/W-x, HSC	R/W-x, HSC
UOWN	DTS ⁽¹⁾	r	r	DTSEN	BSTALL	BC9	BC8
bit 15							bit 8

| R/W-x, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 |
| bit 7 | | | | | | | bit 0 |

Legend:	r = Reserved bit	HSC = Hardware Setta	ble/Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'r' = Reserved bit	x = Bit is unknown

bit 15	UOWN: USB Own bit
	 The microcontroller core owns the BD and its corresponding buffer; the USB module ignores all other fields in the BD
bit 14	DTS: Data Toggle Packet bit ⁽¹⁾
	1 = Data 1 packet
	0 = Data 0 packet
bit 13-12	Reserved: Maintain as '0'
bit 11	DTSEN: Data Toggle Synchronization Enable bit
	 1 = Data toggle synchronization is enabled; data packets with incorrect Sync value will be ignored 0 = No data toggle synchronization is performed
bit 10	BSTALL: Buffer STALL Enable bit
	 1 = Buffer STALL is enabled; STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged); corresponding EPSTALL bit will get set on any STALL handshake 0 = Buffer STALL is disabled
bit 9-0	BC<9:0>: Byte Count bits
	This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.
Note 1: ⊺	his bit is ignored unless DTSEN = 1.

19.3 USB Interrupts


The USB OTG module has many conditions that can be configured to cause an interrupt. All interrupt sources use the same interrupt vector.

Figure 19-8 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers.

An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level. Unlike the device-level interrupt flags in the IFSx registers, USB interrupt flags in the U1IR registers can only be cleared by writing a '1' to the bit position.

Interrupts may be used to trap routine events in a USB transaction. Figure 19-9 provides some common events within a USB frame and their corresponding interrupts.

FIGURE 19-8: USB OTG INTERRUPT FUNNEL




19.3.1 CLEARING USB OTG INTERRUPTS

Unlike device level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set only bits. Additionally, these bits can only be cleared in software by writing a '1' to their locations (i.e., performing a MOV type instruction). Writing a '0' to a flag bit (i.e., a BCLR instruction) has no effect.

Note: Throughout this data sheet, a bit that can only be cleared by writing a '1' to its location is referred to as "Write 1 to clear". In register descriptions, this function is indicated by the descriptor, "K".





19.4 Device Mode Operation

The following section describes how to perform a common Device mode task. In Device mode, USB transfers are performed at the transfer level. The USB module automatically performs the status phase of the transfer.

19.4.1 ENABLING DEVICE MODE

- Reset the Ping-Pong Buffer Pointers by setting, then clearing, the Ping-Pong Buffer Reset bit, PPBRST (U1CON<1>).
- 2. Disable all interrupts (U1IE and U1EIE = 00h).
- 3. Clear any existing interrupt flags by writing FFh to U1IR and U1EIR.
- 4. Verify that VBUS is present (non-OTG devices only).

- 5. Enable the USB module by setting the USBEN bit (U1CON<0>).
- 6. Set the OTGEN bit (U1OTGCON<2>) to enable OTG operation.
- Enable the endpoint zero buffer to receive the first setup packet by setting the EPRXEN and EPHSHK bits for Endpoint 0 (U1EP0<3,0> = 1).
- 8. Power up the USB module by setting the USBPWR bit (U1PWRC<0>).
- 9. Enable the D+ pull-up resistor to signal an attach by setting the DPPULUP bit (U10TGCON<7>).

19.4.2 RECEIVING AN IN TOKEN IN DEVICE MODE

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the *"USB 2.0 Specification"*.
- 2. Create a data buffer and populate it with the data to send to the host.
- 3. In the appropriate (even or odd) TX BD for the desired endpoint:
 - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address register (BDnADR) with the starting address of the data buffer.
 - c) Set the UOWN bit of the status register to '1'.
- When the USB module receives an IN token, it automatically transmits the data in the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Token Complete Interrupt Flag, TRNIF (U1IR<3>).

19.4.3 RECEIVING AN OUT TOKEN IN DEVICE MODE

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the "USB 2.0 Specification".
- 2. Create a data buffer with the amount of data you are expecting from the host.
- 3. In the appropriate (even or odd) TX BD for the desired endpoint:
 - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address register (BDnADR) with the starting address of the data buffer.
 - c) Set the UOWN bit of the status register to '1'.
- When the USB module receives an OUT token, it automatically receives the data sent by the host to the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Token Complete Interrupt Flag, TRNIF (U1IR<3>).

19.5 Host Mode Operation

The following sections describe how to perform common Host mode tasks. In Host mode, USB transfers are invoked explicitly by the host software. The host software is responsible for the Acknowledge portion of the transfer. Also, all transfers are performed using the Endpoint 0 Control register (U1EP0) and Buffer Descriptors.

19.5.1 ENABLE HOST MODE AND DISCOVER A CONNECTED DEVICE

- Enable Host mode by setting the HOSTEN bit (U1CON<3>). This causes the Host mode control bits in other USB OTG registers to become available.
- Enable the D+ and D- pull-down resistors by setting the DPPULDWN and DMPULDWN bits (U10TGCON<5:4>). Disable the D+ and Dpull-up resistors by clearing the DPPULUP and DMPULUP bits (U10TGCON<7:6>).
- At this point, SOF generation begins with the SOF counter loaded with 12,000. Eliminate noise on the USB by clearing the SOFEN bit (U1CON<0>) to disable Start-of-Frame (SOF) packet generation.
- 4. Enable the device attached interrupt by setting the ATTACHIE bit (U1IE<6>).
- Wait for the device attached interrupt (U1IR<6> = 1). This is signaled by the USB device changing the state of D+ or D- from '0' to '1' (SE0 to J-state). After it occurs, wait 100 ms for the device power to stabilize.
- Check the state of the JSTATE and SE0 bits in U1CON. If the JSTATE bit (U1CON<7>) is '0', the connecting device is low speed. If the connecting device is low speed, set the low LSPDEN and LSPD bits (U1ADDR<7> and U1EP0<7>) to enable low-speed operation.
- Reset the USB device by setting the USBRST bit (U1CON<4>) for at least 50 ms, sending Reset signaling on the bus. After 50 ms, terminate the Reset by clearing USBRST.
- In order to keep the connected device from going into suspend, enable the SOF packet generation by setting the SOFEN bit.
- 9. Wait 10 ms for the device to recover from Reset.
- 10. Perform enumeration as described by Chapter 9 of the "USB 2.0 Specification".

19.5.2 COMPLETE A CONTROL TRANSACTION TO A CONNECTED DEVICE

- 1. Follow the procedure described in Section 19.5.1 "Enable Host Mode and Discover a Connected Device" to discover a device.
- 2. Set up the Endpoint Control register for bidirectional control transfers by writing 0Dh to U1EP0 (this sets the EPCONDIS, EPTXEN and EPHSHK bits).
- 3. Place a copy of the device framework setup command in a memory buffer. See Chapter 9 of the *"USB 2.0 Specification"* for information on the device framework command set.
- 4. Initialize the Buffer Descriptor (BD) for the current (even or odd) TX EP0 to transfer the eight bytes of command data for a device framework command (i.e., GET DEVICE DESCRIPTOR):
 - a) Set the BD Data Buffer Address (BD0ADR) to the starting address of the 8-byte memory buffer containing the command.
 - b) Write 8008h to BD0STAT (this sets the UOWN bit and sets a byte count of 8).
- Set the USB device address of the target device in the address register (U1ADDR<6:0>). After a USB bus Reset, the device USB address will be zero. After enumeration, it will be set to another value between 1 and 127.
- 6. Write D0h to U1TOK; this is a SETUP token to Endpoint 0, the target device's default control pipe. This initiates a SETUP token on the bus, followed by a data packet. The device handshake is returned in the PID field of BD0STAT after the packets are complete. When the USB module updates BD0STAT, a Token Complete Interrupt Flag is asserted (the TRNIF flag is set). This completes the setup phase of the setup transaction, as referenced in Chapter 9 of the "USB 2.0 Specification".
- 7. To initiate the data phase of the setup transaction (i.e., get the data for the GET DEVICE DESCRIPTOR command), set up a buffer in memory to store the received data.

- 8. Initialize the current (even or odd) RX or TX (RX for IN, TX for OUT) EP0 BD to transfer the data.
 - a) Write C040h to BD0STAT. This sets the UOWN, configures Data Toggle (DTS) to DATA1 and sets the byte count to the length of the data buffer (64 or 40h in this case).
 - b) Set BD0ADR to the starting address of the data buffer.
- 9. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 90h to U1TOK for an IN token for a GET DEVICE DESCRIPTOR command). This initiates an IN token on the bus, followed by a data packet from the device to the host. When the data packet completes, the BD0STAT is written and a Token Complete Interrupt Flag is asserted (the TRNIF flag is set). For control transfers with a single packet data phase, this completes the data phase of the setup transaction, as referenced in Chapter 9 of the "USB 2.0 Specification". If more data needs to be transferred, return to Step 8.
- 10. To initiate the status phase of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
- 11. Initialize the current (even or odd) TX EP0 BD to transfer the status data:
 - a) Set the BDT buffer address field to the start address of the data buffer.
 - b) Write 8000h to BD0STAT (set UOWN bit, configure DTS to DATA0 and set byte count to 0).
- 12. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 01h to U1TOK for an OUT token for a GET DEVICE DESCRIPTOR command). This initiates an OUT token on the bus, followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the hand-shake from the device and a Token Complete Interrupt Flag is asserted (the TRNIF flag is set). This completes the status phase of the setup transaction, as described in Chapter 9 of the *"USB 2.0 Specification"*.

Note: Only one control transaction can be performed per frame.

19.5.3 SEND A FULL-SPEED BULK DATA TRANSFER TO A TARGET DEVICE

- Follow the procedure described in Section 19.5.1 "Enable Host Mode and Discover a Connected Device" and Section 19.5.2 "Complete a Control Transaction to a Connected Device" to discover and configure a device.
- To enable transmit and receive transfers with handshaking enabled, write 1Dh to U1EP0. If the target device is a low-speed device, also set the LSPD (U1EP0<7>) bit. If you want the hardware to automatically retry indefinitely if the target device asserts a NAK on the transfer, clear the Retry Disable bit, RETRYDIS (U1EP0<6>).
- 3. Set up the BD for the current (even or odd) TX EP0 to transfer up to 64 bytes.
- 4. Set the USB device address of the target device in the address register (U1ADDR<6:0>).
- 5. Write an OUT token to the desired endpoint to U1TOK. This triggers the module's transmit state machines to begin transmitting the token and the data.
- 6. Wait for the Token Complete Interrupt Flag, TRNIF. This indicates that the BD has been released back to the microprocessor and the transfer has completed. If the Retry Disable bit (RETRYDIS) is set, the handshake (ACK, NAK, STALL or ERROR (0Fh)) is returned in the BD PID field. If a STALL interrupt occurs, the pending packet must be dequeued and the error condition in the target device cleared. If a detach interrupt occurs (SE0 for more than 2.5 µs), then the target has detached (U1IR<0> is set).
- 7. Once the Token Complete Interrupt Flag occurs (TRNIF is set), the BD can be examined and the next data packet queued by returning to Step 2.
- **Note:** USB speed, transceiver and pull-ups should only be configured during the module setup phase. It is not recommended to change these settings while the module is enabled.

19.6 OTG Operation

19.6.1 SESSION REQUEST PROTOCOL (SRP)

An OTG A-device may decide to power down the VBUS supply when it is not using the USB link through the Session Request Protocol (SRP). Software may do this by configuring a GPIO pin to disable an external power transistor, or voltage regulator enable signal, which controls the VBUS supply. When the VBUS supply is powered down, the A-device is said to have ended a USB session.

An OTG A-device or embedded host may repower the VBUS supply at any time (initiate a new session). An OTG B-device may also request that the OTG A-device repower the VBUS supply (initiate a new session). This is accomplished via Session Request Protocol (SRP).

Prior to requesting a new session, the B-device must first check that the previous session has definitely ended. To do this, the B-device must check for two conditions:

- 1. VBUS supply is below the session valid voltage.
- 2. Both D+ and D- have been low for at least 2 ms.

The B-device will be notified of Condition 1 by the SESENDIF (U1OTGIR<2>) interrupt. Software will have to manually check for Condition 2.

Note:	When the A-device powers down the							
	VBUS supply, the B-device must discon-							
	nect its pull-up resistor from power. If the							
	device is self-powered, it can do this by							
	clearing DPPULUP (U1OTGCON<7>) and							
	DMPULUP (U1OTGCON<6>).							

The B-device may aid in achieving Condition 1 by discharging the V_{BUS} supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>).

After these initial conditions are met, the B-device may begin requesting the new session. The B-device begins by pulsing the D+ data line. Software should do this by setting DPPULUP (U10TGCON<7>). The data line should be held high for 5 to 10 ms.

The B-device then proceeds by pulsing the VBUS supply. Software should do this by setting PUVBUS (U1CNFG2<4>). When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBUS supply by properly configuring the general purpose I/O port pin controlling the external power source.

The B-device should not monitor the state of the VBUS supply while performing VBUS supply pulsing. When the B-device does detect that the VBUS supply has been restored (via the SESVDIF (U10TGIR<3>) interrupt), the B-device must reconnect to the USB link by pulling up D+ or D- (via the DPPULUP or DMPULUP bit).

The A-device must complete the SRP by driving USB Reset signaling.

19.6.2 HOST NEGOTIATION PROTOCOL (HNP)

In USB OTG applications, a Dual Role Device (DRD) is a device that is capable of being either a host or a peripheral. Any OTG DRD must support Host Negotiation Protocol (HNP).

HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable the B-device to follow HNP. Refer to the "On-The-Go Supplement" to the "USB 2.0 Specification" for more information regarding HNP. HNP may only be initiated at full speed.

After being enabled for HNP by the A-device, the B-device requests being the host any time that the USB link is in suspend state, by simply indicating a disconnect. This can be done in software by clearing DPPULUP and DMPULUP. When the A-device detects the disconnect condition (via the URSTIF (U1IR<0>) interrupt), the A-device may allow the B-device to take over as host. The A-device does this by signaling connect as a full-speed function. Software may accomplish this by setting DPPULUP.

If the A-device responds instead with resume signaling, the A-device remains as host. When the B-device detects the connect condition (via ATTACHIF (U1IR<6>), the B-device becomes host. The B-device drives Reset signaling prior to using the bus. When the B-device has finished in its role as host, it stops all bus activity and turns on its D+ pull-up resistor by setting DPPULUP. When the A-device detects a suspend condition (Idle for 3 ms), the A-device turns off its D+ pull-up. The A-device may also power down the VBUS supply to end the session. When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation and drives Reset signaling.

19.6.3 EXTERNAL VBUS COMPARATORS

The external VBUS comparator option is enabled by setting the UVCMPDIS bit (U1CNFG2<1>). This disables the internal VBUS comparators, removing the need to attach VBUS to the microcontroller's VBUS pin.

The external comparator interface uses either the VCMPST1 and VCMPST2 pins, or the VBUSVLD, SESSVLD and SESSEND pins, based upon the setting of the UVCMPSEL bit (U1CNFG2<5>). These pins are digital inputs and should be set in the following patterns (see Table 19-3), based on the current level of the VBUS voltage.

	= 0					
VCMPST1	VCMPST2		Bus Condition			
0	0		VBUS < VB_SESS_END			
1	0		VB_SESS_END < VBUS < VA_SESS_VLD			
0	1		VA_SESS_VLD < VBUS < VA_VBUS_VLD			
1	1		VBUS > VBUS_VLD			
If UVCMPSEL =	= 1					
VBUSVLD	SESSVLD	SESSEND	Bus Condition			
0	0	1	VBUS < VB_SESS_END			
0	0	0 VB_SESS_END < VBUS < VA_SESS_VLD				
0	1	0	0 VA_SESS_VLD < VBUS < VA_VBUS_VLD			
1	1	0	VBUS > VBUS_VLD			

TABLE 19-3: EXTERNAL VBUS COMPARATOR STATES

19.7 USB OTG Module Registers

There are a total of 37 memory mapped registers associated with the USB OTG module. They can be divided into four general categories:

- USB OTG Module Control (12)
- USB Interrupt (7)
- USB Endpoint Management (16)
- USB VBUS Power Control (2)

This total does not include the (up to) 128 BD registers in the BDT. Their prototypes, described in Register 19-1 and Register 19-2, are shown separately in Section 19.2 "USB Buffer Descriptors and the BDT". All USB OTG registers are implemented in the Least Significant Byte (LSB) of the register. Bits in the upper byte are unimplemented and have no function. Note that some registers are instantiated only in Host mode, while other registers have different bit instantiations and functions in Device and Host modes.

The registers described in the following sections are those that have bits with specific control and configuration features. The following registers are used for data or address values only:

- U1BDTP1: Specifies the 256-word page in data RAM used for the BDT; 8-bit value with bit 0 fixed as '0' for boundary alignment.
- U1FRML and U1FRMH: Contain the 11-bit byte counter for the current data frame.

19.7.1 USB OTG MODULE CONTROL REGISTERS

REGISTER 19-3: U10TGSTAT: USB OTG STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—		—	—	—	_
bit 15							bit 8
R-0, HSC	U-0	R-0, HSC	U-0	R-0, HSC	R-0, HSC	U-0	R-0, HSC

R-0, HSC	U-0	R-0, HSC	U-0	R-0, HSC	R-0, HSC	U-0	R-0, HSC
ID	—	LSTATE	—	SESVD	SESEND	—	VBUSVD
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	ID: ID Pin State Indicator bit
	 1 = No plug is attached or a Type B cable has been plugged into the USB receptacle 0 = A Type A plug has been plugged into the USB receptacle
bit 6	Unimplemented: Read as '0'
bit 5	LSTATE: Line State Stable Indicator bit
	 1 = The USB line state (as defined by SE0 and JSTATE) has been stable for the previous 1 ms 0 = The USB line state has not been stable for the previous 1 ms
bit 4	Unimplemented: Read as '0'
bit 3	SESVD: Session Valid Indicator bit
	1 = The VBUS voltage is above VA_SESS_VLD (as defined in the "USB 2.0 OTG Specification") on the A or B-device
	0 = The VBUS voltage is below VA_SESS_VLD on the A or B-device
bit 2	SESEND: B Session End Indicator bit
	1 = The VBUS voltage is below VB_SESS_END (as defined in the "USB 2.0 OTG Specification") on the B-device
	0 = The VBUS voltage is above VB_SESS_END on the B-device
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVD: A VBUS Valid Indicator bit
	1 = The VBUS voltage is above VA_VBUS_VLD (as defined in the "USB 2.0 OTG Specification") on the A-device
	0 = The VBUS voltage is below VA_VBUS_VLD on the A-device

REGISTER 19-4: U10TGCON: USB ON-THE-GO CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	r-0	R/W-0	r-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN ⁽¹⁾	DMPULDWN ⁽¹⁾	r	OTGEN ⁽¹⁾	r	VBUSDIS ⁽¹⁾
bit 7							bit 0

Legend:	r = Reserved bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	DPPULUP: D+ Pull-up Enable bit
	 1 = D+ data line pull-up resistor is enabled 0 = D+ data line pull-up resistor is disabled
bit 6	DMPULUP: D- Pull-up Enable bit
	 1 = D- data line pull-up resistor is enabled 0 = D- data line pull-up resistor is disabled
bit 5	DPPULDWN: D+ Pull-Down Enable bit ⁽¹⁾
	 1 = D+ data line pull-down resistor is enabled 0 = D+ data line pull-down resistor is disabled
bit 4	DMPULDWN: D- Pull-Down Enable bit ⁽¹⁾
	 1 = D- data line pull-down resistor is enabled 0 = D- data line pull-down resistor is disabled
bit 3	Reserved: Maintain as '0'
bit 2	OTGEN: OTG Features Enable bit ⁽¹⁾
	 1 = USB OTG is enabled; all D+/D- pull-up and pull-down bits are enabled 0 = USB OTG is disabled; D+/D- pull-up and pull-down bits are controlled in hardware by the settings of the HOSTEN and USBEN (U1CON<3,0>) bits
bit 1	Reserved: Maintain as '0'
bit 0	VBUSDIS: VBUS Discharge Enable bit ⁽¹⁾
	1 = VBUS line is discharged through a resistor0 = VBUS line is not discharged

Note 1: These bits are only used in Host mode; do not use in Device mode.

REGISTER 19-5: U1PWRC: USB POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R-x, HSC	U-0	U-0	R/W-0	U-0	U-0	R/W-0, HC	R/W-0		
UACTPND	—	—	USLPGRD	—	_	USUSPND	USBPWR		
bit 7	bit 7 bit 0								

Legend: HC = Hardware Clearable bit		HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	UACTPND: USB Activity Pending bit
	 1 = Module should not be suspended at the moment (requires the USLPGRD bit to be set) 0 = Module may be suspended or powered down
bit 6-5	Unimplemented: Read as '0'
bit 4	USLPGRD: USB Sleep/Suspend Guard bit
	 1 = Indicates to the USB module that it is about to be suspended or powered down 0 = No suspend
bit 3-2	Unimplemented: Read as '0'
bit 1	USUSPND: USB Suspend Mode Enable bit
	 1 = USB OTG module is in Suspend mode; USB clock is gated and the transceiver is placed in a low-power state 0 = Normal USB OTG operation
bit 0	USBPWR: USB Operation Enable bit
	 1 = USB OTG module is enabled 0 = USB OTG module is disabled⁽¹⁾

Note 1: Do not clear this bit unless the HOSTEN, USBEN and OTGEN bits (U1CON<3,0> and U1OTGCON<2>) are all cleared.

REGISTER 19-6: U1STAT: USB STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R-0, HSC	U-0	U-0					
ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI ⁽¹⁾	—	_
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8 Unimplemented: Read as '0'

bit 7-4	ENDPT<3:0>: Number of the Last Endpoint Activity bits (Represents the number of the BDT updated by the last USB transfer.)
	1111 = Endpoint 15 1110 = Endpoint 14
	•
	0001 = Endpoint 1
	0000 = Endpoint 0
bit 3	DIR: Last BD Direction Indicator bit
	1 = The last transaction was a transmit transfer (TX)
	0 = The last transaction was a receive transfer (RX)
bit 2	PPBI: Ping-Pong BD Pointer Indicator bit ⁽¹⁾
	1 = The last transaction was to the odd BD bank
	0 = The last transaction was to the even BD bank
bit 1-0	Unimplemented: Read as '0'

Note 1: This bit is only valid for endpoints with available even and odd BD registers.

REGISTER 19-7: U1CON: USB CONTROL REGISTER (DEVICE MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R-x, HSC	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SE0	PKTDIS	—	HOSTEN	RESUME	PPBRST	USBEN
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7	Unimplemented: Read as '0'
bit 6	SE0: Live Single-Ended Zero Flag bit
	1 = Single-ended zero is active on the USB bus0 = No single-ended zero is detected
bit 5	PKTDIS: Packet Transfer Disable bit
	 1 = SIE token and packet processing are disabled; automatically set when a SETUP token is received 0 = SIE token and packet processing are enabled
bit 4	Unimplemented: Read as '0'
bit 3	HOSTEN: Host Mode Enable bit
	 1 = USB host capability is enabled; pull-downs on D+ and D- are activated in hardware 0 = USB host capability is disabled
bit 2	RESUME: Resume Signaling Enable bit
	1 = Resume signaling is activated0 = Resume signaling is disabled
bit 1	PPBRST: Ping-Pong Buffers Reset bit
	 1 = Resets all Ping-Pong Buffer Pointers to the even BD banks 0 = Ping-Pong Buffer Pointers are not reset
bit 0	USBEN: USB Module Enable bit
	 1 = USB module and supporting circuitry are enabled (device attached); D+ pull-up is activated in hardware 0 = USB module and supporting circuitry are disabled (device detached)

REGISTER 19-8: U1CON: USB CONTROL REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—	—
bit 15							bit 8

R-x, HSC	R-x, HSC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
JSTATE	SE0	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	JSTATE: Live Differential Receiver J-State Flag bit
	 1 = J-state (differential '0' in low speed, differential '1' in full speed) is detected on the USB 0 = No J-state is detected
bit 6	SE0: Live Single-Ended Zero Flag bit
	 1 = Single-ended zero is active on the USB bus 0 = No single-ended zero is detected
bit 5	TOKBUSY: Token Busy Status bit
	 1 = Token is being executed by the USB module in On-The-Go state 0 = No token is being executed
bit 4	USBRST: USB Module Reset bit
	 1 = USB Reset has been generated for a software Reset; application must set this bit for 50 ms, then clear it
	0 = USB Reset is terminated
bit 3	HOSTEN: Host Mode Enable bit
	 1 = USB host capability is enabled; pull-downs on D+ and D- are activated in hardware 0 = USB host capability is disabled
bit 2	RESUME: Resume Signaling Enable bit
	1 = Resume signaling is activated; software must set bit for 10 ms and then clear to enable remote wake-up
	0 = Resume signaling is disabled
bit 1	PPBRST: Ping-Pong Buffers Reset bit
	 1 = Resets all Ping-Pong Buffer Pointers to the even BD banks 0 = Ping-Pong Buffer Pointers are not reset
bit 0	SOFEN: Start-of-Frame Enable bit
	1 = Start-of-Frame token is sent every one 1 ms0 = Start-of-Frame token is disabled

REGISTER 19-9: U1ADDR: USB ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPDEN ⁽¹⁾	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	LSPDEN: Low-Speed Enable Indicator bit ⁽¹⁾
	1 = USB module operates at low speed
	0 = USB module operates at full speed
bit 6-0	ADDR<6:0>: USB Device Address bits

Note 1: Host mode only. In Device mode, this bit is unimplemented and read as '0'.

REGISTER 19-10: U1TOK: USB TOKEN REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PID3 | PID2 | PID1 | PID0 | EP3 | EP2 | EP1 | EP0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
----------	----------------------------

bit 7-4	PID<3:0>: Token Type Identifier bits
	1101 = SETUP (TX) token type transaction ⁽¹⁾
	1001 = IN (RX) token type transaction ⁽¹⁾
	0001 = OUT (TX) token type transaction ⁽¹⁾
bit 3-0	EP<3:0>: Token Command Endpoint Address bits

This value must specify a valid endpoint on the attached device.

Note 1: All other combinations are reserved and are not to be used.

REGISTER 19-11: U1SOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	_		—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CNT7 | CNT6 | CNT5 | CNT4 | CNT3 | CNT2 | CNT1 | CNT0 |
| bit 7 | | | | | | | bit 0 |

Legend:					
R = Readable bit	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **CNT<7:0>:** Start-of-Frame Size bits Value represents 10 + (packet size of n bytes). For example: 0100 1010 = 64-byte packet 0010 1010 = 32-byte packet

0001 0010 = 8-byte packet

REGISTER 19-12: U1CNFG1: USB CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
UTEYE	UOEMON ⁽¹⁾	—	USBSIDL	—	—	PPB1	PPB0
bit 7							bit 0

Legend:								
R = Readal	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'				
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-8	Unimplemented: Read as '0'							
bit 7	UTEYE: USB Eye Pattern Test Enable bit							
	 1 = Eye pattern test is enabled 0 = Eye pattern test is disabled 							
bit 6	UOEMON	I: USB OE Monitor Enable bi	it(1)					
		ignal is active; it indicates int ignal is inactive	ervals during which the D+/D-	lines are driving				
bit 5	Unimple	mented: Read as '0'						
bit 4	USBSIDL	.: USB OTG Stop in Idle Mod	le bit					
	 1 = Discontinues module operation when the device enters Idle mode 0 = Continues module operation in Idle mode 							
bit 3-2	Unimple	mented: Read as '0'						
bit 1-0	PPB<1:0	>: Ping-Pong Buffers Configu	uration bits					
				-				

- 11 = Even/Odd Ping-Pong Buffers are enabled for Endpoints 1 to 15
 - 10 = Even/Odd Ping-Pong Buffers are enabled for all endpoints
 - 01 = Even/Odd Ping-Pong Buffers are enabled for OUT Endpoint 0
- 00 = Even/Odd Ping-Pong Buffers are disabled
- Note 1: This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set.

REGISTER 19-13: U1CNFG2: USB CONFIGURATION REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_		—	—	_	—	—	—			
bit 15							bit 8			
U-0	U-0									
		UVCMPSEL	PUVBUS	EXTI2CEN	_	UVCMPDIS ⁽¹⁾	UTRDIS ⁽¹⁾			
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							own			
bit 15-6	Unimplemented: Read as '0'									
bit 5		UVCMPSEL: VBUS Comparator External Interface Selection bit								
		USVLD, SESSVL MPST1 and VCM				pins				
bit 4		BUS Pull-Up Ena	•		5 pino					
Sit 1		on VBUS pin is er								
		on VBUS pin is di								
bit 3	EXTI2CEN:	² C™ Interface f	or External Me	odule Control E	nable bit					
		module(s) is co								
		module(s) is co		e dedicated pin	S					
bit 2	•	ted: Read as '0								
bit 1		USB On-Chip V	-							
					nput status inf	terface is enabled	l			
1.1.0	•	charge VBUS co	•							
bit 0		B On-Chip Tran			aufana in au-t-	lad				
		transceiver is di transceiver is ac	•	i transceiver inte	errace is enab	liea				

Note 1: Never change these bits while the USBPWR bit is set (U1PWRC<0> = 1).

19.7.2 **USB INTERRUPT REGISTERS**

REGISTER 19-14: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF
bit 7				•	•		bit 0

Legend:	U = Unimplemented bit, re	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to Clear bit	HS = Hardware Settable bit	t				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-8	Unimplemented: Read as '0'
bit 7	IDIF: ID State Change Indicator bit
	1 = Change in ID state is detected
	0 = No ID state change is detected
bit 6	T1MSECIF: 1 Millisecond Timer bit
	1 = The 1 millisecond timer has expired
	0 = The 1 millisecond timer has not expired
bit 5	LSTATEIF: Line State Stable Indicator bit
	 1 = USB line state (as defined by the SE0 and JSTATE bits) has been stable for 1 ms, but different from the last time
	0 = USB line state has not been stable for 1 ms
bit 4	ACTVIF: Bus Activity Indicator bit
	1 = Activity on the D+/D- lines or VBUS is detected
	0 = No activity on the D+/D- lines or VBUS is detected
bit 3	SESVDIF: Session Valid Change Indicator bit
	 1 = VBUS has crossed VA_SESS_END (as defined in the "USB 2.0 OTG Specification")⁽¹⁾ 0 = VBUS has not crossed VA_SESS_END
bit 2	SESENDIF: B-Device VBUS Change Indicator bit
	 1 = VBUS change on B-device is detected; VBUS has crossed VB_SESS_END (as defined in the "USB 2.0 OTG Specification")⁽¹⁾
	0 = VBUS has not crossed VA_SESS_END
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVDIF: A-Device VBUS Change Indicator bit
	 1 = VBUS change on A-device is detected; VBUS has crossed VA_VBUS_VLD (as defined in the "USB 2.0 OTG Specification")⁽¹⁾
	0 = No VBUS change on A-device is detected
Note 1:	VBUS threshold crossings may either be rising or falling.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the

entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.

REGISTER 19-15: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	—	—	—	_	_				
pit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0				
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE		VBUSVDIE				
oit 7					•		bit (
Legend:											
R = Reada	ble bit	W = Writable I	bit	U = Unimplen	nented bit, read	d as '0'					
n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unl	known				
oit 15-8	-	ted: Read as '0)'								
oit 7	IDIE: ID Interrupt Enable bit										
	1 = Interrupt 0 = Interrupt										
oit 6	•	1 Millisecond Tir	ner Interrunt F	nable bit							
	1 = Interrupt										
	0 = Interrupt										
oit 5	LSTATEIE: Line State Stable Interrupt Enable bit										
	1 = Interrupt										
	0 = Interrupt										
oit 4		ACTVIE: Bus Activity Interrupt Enable bit 1 = Interrupt is enabled									
	0 = Interrupt										
oit 3	•	SESVDIE: Session Valid Interrupt Enable bit									
		1 = Interrupt is enabled									
	0 = Interrupt	is disabled									
	SESENDIE: B-Device Session End Interrupt Enable bit										
oit 2	SESENDIE:	D-Device Sessi									
oit 2	1 = Interrupt	is enabled									
	1 = Interrupt 0 = Interrupt	is enabled is disabled	,,								
oit 1	1 = Interrupt 0 = Interrupt Unimplemen	is enabled is disabled ited: Read as 'o		Enable bit							
	1 = Interrupt 0 = Interrupt Unimplemen	is enabled is disabled ited: Read as '0 A-Device VBUS'		Enable bit							

REGISTER 19-16: U1IR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)

					\	,		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—	—	—	—	
bit 15							bit 8	
R/K-0, HS	U-0	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	
STALLIF	_	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	
bit 7							bit 0	
Legend:		U = Unimplem	nented bit, read	d as '0'				
R = Readable	e bit	K = Write '1' to	o Clear bit	HS = Hardwa	= Hardware Settable bit			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-8	Unimpleme	nted: Read as '0)'					
bit 7	STALLIF: ST	FALL Handshake	e Interrupt bit					
	1 = A STALI Device r	₋ handshake wa node	s sent by the p	eripheral during	g the handshal	ke phase of the	transaction in	

- 0 = A STALL handshake has not been sent
- **RESUMEIF:** Resume Interrupt bit 1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed)
- 0 = No K-state is observed bit 4 **IDLEIF:** Idle Detect Interrupt bit

bit 6

bit 5

- 1 = Idle condition is detected (constant Idle state of 3 ms or more)
- 0 = No Idle condition is detected

Unimplemented: Read as '0'

bit 3 TRNIF: Token Processing Complete Interrupt bit

- 1 = Processing of the current token is complete; read the U1STAT register for endpoint information
- Processing of the current token is not complete; clear the U1STAT register or load the next token from STAT (clearing this bit causes the STAT FIFO to advance)
- bit 2 SOFIF: Start-of-Frame Token Interrupt bit
 - 1 = A Start-of-Frame token is received by the peripheral or the Start-of-Frame threshold is reached by the host
 - 0 = No Start-of-Frame token is received or threshold reached
- bit 1 UERRIF: USB Error Condition Interrupt bit
 - 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit
 - 0 = No unmasked error condition has occurred

bit 0 URSTIF: USB Reset Interrupt bit

- 1 = Valid USB Reset has occurred for at least 2.5 μs; Reset state must be cleared before this bit can be re-asserted
- 0 = No USB Reset has occurred; individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared

Note: Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.

REGISTER 19-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—		—	_		—	—	—	
bit 15 b								

| R/K-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| STALLIF | ATTACHIF | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | DETACHIF |
| bit 7 | | | | | | | bit 0 |

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to Clear bit	HS = Hardware Settable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	 1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode 0 = A STALL handshake has not been sent
bit 6	ATTACHIF: Peripheral Attach Interrupt bit
	 1 = A peripheral attachment has been detected by the module; it is set if the bus state is not SE0 and there has been no bus activity for 2.5 μs 0 = No peripheral attachment has been detected
bit 5	RESUMEIF: Resume Interrupt bit
	 1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed) 0 = No K-state is observed
bit 4	IDLEIF: Idle Detect Interrupt bit
	 1 = Idle condition is detected (constant Idle state of 3 ms or more) 0 = No Idle condition is detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	 1 = Processing of the current token is complete; read the U1STAT register for endpoint information 0 = Processing of the current token is not complete; clear the U1STAT register or load the next token from U1STAT
bit 2	SOFIF: Start-of-Frame Token Interrupt bit
	 1 = A Start-of-Frame token is received by the peripheral or the Start-of-Frame threshold is reached by the host 0 = No Start-of-Frame token is received or threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit
	 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit 0 = No unmasked error condition has occurred
bit 0	DETACHIF: Detach Interrupt bit
	 1 = A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be re-asserted
	0 = No peripheral detachment is detected. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.

REGISTER 19-18: U1IE: USB INTERRUPT ENABLE REGISTER (ALL USB MODES)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STALLIE	ATTACHIE ⁽¹⁾	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE
							DETACHIE
bit 7							bit 0

Legend:				
R = Readable bit W =		W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimpler	mented: Read as '0'		
bit 7	STALLIE	STALL Handshake Interrup	t Enable bit	
		upt is enabled		
		upt is disabled		
bit 6		E: Peripheral Attach Interrup	ot bit (Host mode only) ⁽¹⁾	
		upt is enabled		
		upt is disabled		
bit 5		IE: Resume Interrupt bit		
		upt is enabled upt is disabled		
bit 4		•		
DIL 4		dle Detect Interrupt bit upt is enabled		
		upt is disabled		
bit 3		oken Processing Complete I	nterrupt bit	
		upt is enabled		
		upt is disabled		
bit 2	SOFIE: S	tart-of-Frame Token Interrup	t bit	
	1 = Interi	upt is enabled		
	0 = Interi	upt is disabled		
bit 1	UERRIE:	USB Error Condition Interru	pt bit	
	1 = Interi	upt is enabled		
	0 = Interi	upt is disabled		
bit 0	URSTIE Enable bi		Interrupt (Device mode) or U	SB Detach Interrupt (Host mode
		upt is enabled		
	0 = Interi	upt is disabled		
Note 1: T	This hit is uni	mplemented in Device mode	read as '∩'	

REGISTER 19-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
BTSEF	—	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
						EOFEF	
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	K = Write '1' to Clear bit	HS = Hardware Settable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEF: Bit Stuff Error Flag bit
	1 = Bit stuff error has been detected
	0 = No bit stuff error has been detected
bit 6	Unimplemented: Read as '0'
bit 5	DMAEF: DMA Error Flag bit
	 1 = A USB DMA error condition is detected; the data size indicated by the BD byte count field is less than the number of received bytes, the received data is truncated 0 = No DMA error
bit 4	BTOEF: Bus Turnaround Time-out Error Flag bit
	1 = Bus turnaround time-out has occurred
	0 = No bus turnaround time-out has occurred
bit 3	DFN8EF: Data Field Size Error Flag bit
	1 = Data field was not an integral number of bytes
	0 = Data field was an integral number of bytes
bit 2	CRC16EF: CRC16 Failure Flag bit
	1 = CRC16 failed 0 = CRC16 passed
bit 1	For Device mode:
	CRC5EF: CRC5 Host Error Flag bit
	 Token packet is rejected due to CRC5 error
	0 = Token packet is accepted (no CRC5 error)
	For Host mode:
	EOFEF: End-of-Frame (EOF) Error Flag bit 1 = End-of-Frame error has occurred
	0 = End-of-Frame interrupt is disabled
bit 0	PIDEF: PID Check Failure Flag bit
bit 0	1 = PID check failed
	0 = PID check passed
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause
	all set bits, at the moment of the write, to become cleared.

REGISTER 19-20: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BTSEE	—	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE
						EOFEE	
bit 7							bit 0

Legend:				
R = Readable bit	able bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEE: Bit Stuff Error Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 6	Unimplemented: Read as '0'
bit 5	DMAEE: DMA Error Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 4	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 3	DFN8EE: Data Field Size Error Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 2	CRC16EE: CRC16 Failure Interrupt Enable bit
	1 = Interrupt is enabled 0 = Interrupt is disabled
L :1 4	•
bit 1	For Device mode: CRC5EE: CRC5 Host Error Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
	For Host mode:
	EOFEE: End-of-Frame (EOF) Error interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 0	PIDEE: PID Check Failure Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled

19.7.3 USB ENDPOINT MANAGEMENT REGISTERS

REGISTER 19-21: U1EPn: USB ENDPOINT n CONTROL REGISTERS (n = 0 TO 15)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—	—
bit 15					•		bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	LSPD: Low-Speed Direct Connection Enable bit (U1EP0 only) ⁽¹⁾
	1 = Direct connection to a low-speed device is enabled
	0 = Direct connection to a low-speed device is disabled
bit 6	RETRYDIS: Retry Disable bit (U1EP0 only) ⁽¹⁾
	1 = Retry NAK transactions are disabled
	0 = Retry NAK transactions are enabled; retry is done in hardware
bit 5	Unimplemented: Read as '0'
bit 4	EPCONDIS: Bidirectional Endpoint Control bit
	If EPTXEN and EPRXEN = 1:
	 1 = Disables Endpoint n from control transfers; only TX and RX transfers are allowed 0 = Enables Endpoint n for control (SETUP) transfers; TX and RX transfers are also allowed
	For All Other Combinations of EPTXEN and EPRXEN:
	This bit is ignored.
bit 3	EPRXEN: Endpoint Receive Enable bit
	1 = Endpoint n receive is enabled
	0 = Endpoint n receive is disabled
bit 2	EPTXEN: Endpoint Transmit Enable bit
	1 = Endpoint n transmit is enabled
	0 = Endpoint n transmit is disabled
bit 1	EPSTALL: Endpoint STALL Status bit
	1 = Endpoint n was stalled
	0 = Endpoint n was not stalled
bit 0	EPHSHK: Endpoint Handshake Enable bit
	 1 = Endpoint handshake is enabled 0 = Endpoint handshake is disabled (typically used for isochronous endpoints)

Note 1: These bits are available only for U1EP0 and only in Host mode. For all other U1EPn registers, these bits are always unimplemented and read as '0'.

20.0 DATA SIGNAL MODULATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Data Signal Modulator (DSM)"* (DS39744). The information in this data sheet supersedes the information in the FRM.

The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output. Both the carrier and the modulator signals are supplied to the DSM module, either internally from the output of a peripheral, or externally through an input pin. The modulated output signal is generated by performing a logical AND operation of both the carrier and modulator signals and then it is provided to the MDOUT pin. Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Figure 20-1 shows a simplified block diagram of the Data Signal Modulator peripheral.




FIGURE 20-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
MDEN		MSIDL			—	_	—			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0			
	MDOE	MDSLR	MDOPOL	—	_	—	MDBIT ⁽¹⁾			
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value a	nt POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown			
bit 15	MDEN: DSM	Module Enable	∍ hit							
DIC 15		vi Module Enable bit nodule is enabled and mixing input signals								
		dule is disable								
bit 14	Unimplemer	ted: Read as '	0'							
bit 13	MSIDL: DSM	I Stop in Idle M	ode bit							
	1 = Discontinues module operation when device enters Idle mode									
		es module oper		de						
bit 12-7	-	nted: Read as '								
bit 6		Module Pin Ou	•	I						
		output is enab output is disab								
bit 5	•	OUT Pin Slew		it						
		MDOUT pin slew rate limiting is enabled								
	1 = MDOUT	pin slew rate li	miting is enable	a						
	0 = MDOUT	pin slew rate li	miting is disable							
bit 4	0 = MDOUT MDOPOL: D	pin slew rate li SM Output Pola	miting is disable arity Select bit							
bit 4	0 = MDOUT MDOPOL: D 1 = DSM out	pin slew rate li SM Output Pola tput signal is inv	miting is disable arity Select bit verted							
	0 = MDOUT MDOPOL: D 1 = DSM out 0 = DSM out	pin slew rate li SM Output Pola tput signal is inv tput signal is no	miting is disable arity Select bit verted ot inverted							
bit 3-1	0 = MDOUT MDOPOL: D 1 = DSM out 0 = DSM out Unimplemen	pin slew rate li SM Output Pola tput signal is in tput signal is no teted: Read as '	miting is disable arity Select bit verted ot inverted 0'	ed						
bit 4 bit 3-1 bit 0	0 = MDOUT MDOPOL: D 1 = DSM out 0 = DSM out Unimplemen	pin slew rate li SM Output Pola tput signal is int tput signal is no nted: Read as ' I Manual Modul	miting is disable arity Select bit verted ot inverted 0'	ed						

REGISTER 20-1: MDCON: DATA SIGNAL MODULATOR CONTROL REGISTER

Note 1: The MDBIT must be selected as the modulation source (MDSRC<3:0> = 0000).

REGISTER 20-2: MDSRC: DATA SIGNAL MODULATOR SOURCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	—	—	—	_				
bit 15							bit 8				
R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x				
SODIS ⁽¹⁾	_	—	_	MS3 ⁽²⁾	MS2 ⁽²⁾	MS1 ⁽²⁾	MS0 ⁽²⁾				
bit 7							bit (
Legend: R = Reada	blo bit	W = Writable t	ait	II – Unimplor	nented bit, read	l ac '0'					
-n = Value a		'1' = Bit is set	Jit	$0^{\circ} = \text{Bit is clear}$		x = Bit is unkn					
	alfOr	I – DILIS SEL			areu		IOWII				
bit 15-8	Unimplomon	ted: Read as '0	,								
	-			(1)							
bit 7		Modulation So	•								
		 1 = Output signal driving the peripheral output pin (selected by MS<3:0>) is disabled 0 = Output signal driving the peripheral output pin (selected by MS<3:0>) is enabled 									
	•	• •	• •	tput pin (selecte) is enabled					
bit 6-4	-	ted: Read as '0									
bit 3-0	MS<3:0>: DS	SM Modulation S	Source Selection	on bits ⁽²⁾							
	1111 = Unimplemented										
		1110 = Output Compare/PWM Module 7 output									
		1101 = Output Compare/PWM Module 6 output									
	1100 = Output Compare/PWM Module 5 output										
	1011 = Output Compare/PWM Module 4 output										
	1010 = Output Compare/PWM Module 3 output										
	1001 = Output Compare/PWM Module 2 output										
	1000 = Output Compare/PWM Module 1 output										
	0111 = UART4 TX output										
	0110 = UART3 TX output										
	0101 = UART2 TX output										
	0100 = UART1 TX output 0011 = SPI2 module output (SDO2)										
		0010 = SPI1 module output (SDO1) 0001 = Input on MDMIN pin									
	0000 = Manual modulation using MDBIT (MDCON<0>)										
N			•	- 1							
Note 1:	This bit is only aff	ected by a POF	≺ .								

- **Note 1:** This bit is only affected by a POR.
 - **2:** These bits are not affected by a POR.

REGISTER 20-3: MDCAR: DATA SIGNAL MODULATOR CARRIER CONTROL REGISTER R/W-x R/W-x R/W-x U-0 R/W-x R/W-x R/W-x R/W-x CH1⁽¹⁾ CH3⁽¹⁾ CH2⁽¹⁾ CH0⁽¹⁾ CHODIS CHPOL CHSYNC bit 15 bit 8 R/W-0 R/W-x R/W-x U-0 R/W-x R/W-x R/W-x R/W-x CL3(1) CL2(1) CL1(1) CL0(1) CLPOL CLSYNC CLODIS bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 CHODIS: DSM High Carrier Output Disable bit 1 = Output signal driving the peripheral output pin (selected by CH<3:0>) is disabled 0 = Output signal driving the peripheral output pin is enabled CHPOL: DSM High Carrier Polarity Select bit bit 14 1 = Selected high carrier signal is inverted 0 = Selected high carrier signal is not inverted bit 13 CHSYNC: DSM High Carrier Synchronization Enable bit 1 = Modulator waits for a falling edge on the high carrier before allowing a switch to the low carrier 0 = Modulator output is not synchronized to the high time carrier signal⁽¹⁾ bit 12 Unimplemented: Read as '0' CH<3:0>: DSM Data High Carrier Selection bits⁽¹⁾ bit 11-8 1111 = Reserved . . . 1011 1010 = Output Compare/PWM Module 7 output 1001 = Output Compare/PWM Module 6 output 1000 = Output Compare/PWM Module 5 output 0111 = Output Compare/PWM Module 4 output 0110 = Output Compare/PWM Module 3 output 0101 = Output Compare/PWM Module 2 output 0100 = Output Compare/PWM Module 1 output 0011 = Reference clock (REFO) output 0010 = Input on MDCIN2 pin 0001 = Input on MDCIN1 pin 0000 = Vss bit 7 CLODIS: DSM Low Carrier Output Disable bit 1 =Output signal driving the peripheral output pin (selected by CL<3:0>) is disabled 0 = Output signal driving the peripheral output pin is enabled bit 6 CLPOL: DSM Low Carrier Polarity Select bit 1 = Selected low carrier signal is inverted 0 = Selected low carrier signal is not inverted bit 5 **CLSYNC:** DSM Low Carrier Synchronization Enable bit 1 = Modulator waits for a falling edge on the low carrier before allowing a switch to the high carrier 0 = Modulator output is not synchronized to the low time carrier signal⁽¹⁾bit 4 Unimplemented: Read as '0' CL<3:0>: DSM Data Low Carrier Selection bits⁽¹⁾ bit 3-0 Bit settings are identical to those for CH<3:0>.

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

21.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Enhanced Parallel Master Port (EPMP)" (DS39730). The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel, 4-bit (Master mode only), 8-bit (Master and Slave modes) or 16-bit (Master mode only) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers and other microcontrollers. This module can serve as either the master or the slave on the communication bus.

For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each Chip Select (CS) and then assigning each Chip Select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU simply performs a write or read within the address range assigned for the EPMP.

Key features of the EPMP module are:

- Extended Data Space (EDS) Interface Allows Direct Access from the CPU
- Up to 23 Programmable Address Lines
- · Up to 2 Chip Select Lines
- Up to 2 Acknowledgment Lines (one per Chip Select)
- 4-Bit, 8-Bit or 16-Bit Wide Data Bus

- Programmable Strobe Options (per Chip Select):
 - Individual Read and Write Strobes; or
 Read/Write Strobe with Enable Strobe
- Programmable Address/Data Multiplexing
- Programmable Address Wait States
- Programmable Data Wait States (per Chip Select)
- Programmable Polarity on Control Signals (per Chip Select)
- Legacy Parallel Slave Port (PSP) Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer

21.1 Specific Package Variations

While all PIC24FJ128GC010 family devices implement the EPMP, I/O pin constraints place some limits on 16-Bit Master mode operations in some package types. This is reflected in the number of dedicated Chip Select pins implemented and the number of dedicated address lines that are available. The differences are summarized in Table 21-1. All available EPMP pin functions are summarized in Table 21-2.

For 64-pin devices, the dedicated Chip Select pins (PMCS1 and PMCS2) are not implemented. In addition, only 16 address lines (PMA<15:0>) are available. If required, PMA14 and PMA15 can be remapped to function as PMCS1 and PMCS2, respectively.

The memory space addressable by the device depends on the number of address lines available, as well as the number of Chip Select signals required for the application. Devices with lower pin counts are more affected by Chip Select requirements, as these take away address lines. Table 21-1 shows the maximum addressable range for each pin count.

Device	Dedicated Chip Select		Address	Address Range (bytes)		
Device	CS1	CS2	Lines	No CS	1 CS	2 CS
PIC24FJXXXGC006 (64-pin)	_	_	16	64K	32K	16K
PIC24FJXXXGC010 (100/121-pin)	Х	Х	23		16M	

TABLE 21-1: EPMP FEATURE DIFFERENCES BY DEVICE PIN COUNT

TABLE 21-2: ENHANCED PARALLEL MASTER PORT PIN DESCRIPTIONS

Pin Name (Alternate Function)	Туре	Description
PMA<22:16>	0	Address Bus bits<22:16>
	0	Address Bus bit 15
PMA<15> (PMCS2)	I/O	Data Bus bit 15 (16-bit port with multiplexed addressing)
(1 1002)	0	Chip Select 2 (alternate location)
	0	Address Bus bit 14
PMA<14> (PMCS1)	I/O	Data Bus bit 14 (16-bit port with multiplexed addressing)
	0	Chip Select 1 (alternate location)
PMA<13:8>	0	Address Bus bits<13:8>
PIVIAS 13.02	I/O	Data Bus bits<13:8> (16-bit port with multiplexed addressing)
PMA<7:3>	0	Address Bus bits<7:3>
PMA<2>	0	Address Bus bit 2
(PMALU)	0	Address Latch Upper Strobe for Multiplexed Addressing
PMA<1>	I/O	Address Bus bit 1
(PMALH)	0	Address Latch High Strobe for Multiplexed Addressing
PMA<0>	I/O	Address Bus bit 0
(PMALL)	0	Address Latch Low Strobe for Multiplexed Addressing
PMD<15:8>	I/O	Data Bus bits<15:8> (demultiplexed addressing)
PMD<7:4>	I/O	Data Bus bits<7:4>
	0	Address Bus bits<7:4> (4-bit port with 1-phase multiplexed addressing)
PMD<3:0>	I/O	Data Bus bits<3:0>
PMCS1 ⁽¹⁾	I/O	Chip Select 1
PMCS2 ⁽¹⁾	0	Chip Select 2
PMWR	I/O	Write Strobe ⁽²⁾
(PMENB)	I/O	Enable Signal ⁽²⁾
PMRD	I/O	Read Strobe ⁽²⁾
(PMRD/PMWR)	I/O	Read/Write Signal ⁽²⁾
PMBE1	0	Byte Indicator
PMBE0	0	Nibble or Byte Indicator
PMACK1	I	Acknowledgment Signal 1
PMACK2	Ι	Acknowledgment Signal 2

Note 1: These pins are implemented in 100/121-pin devices only.

2: Signal function depends on the setting of the MODE<1:0> and SM bits (PMCON1<9:8> and PMCSxCF<8>).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
PMPEN	_	PSIDL	ADRMUX1	ADRMUX0		MODE1	MODE0
bit 15			1				bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
CSF1	CSF0	ALP	ALMODE		BUSKEEP	IRQM1	IRQM0
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	PMPEN: Para 1 = EPMP is 0 = EPMP is		rt Enable bit				
bit 14	Unimplemen	ted: Read as	0'				
bit 13	PSIDL: EPM	P Stop in Idle N	/lode bit				
			peration when cration in Idle mo		le mode		
bit 12-11	ADRMUX<1:	0>: Address/D	ata Multiplexing	Selection bits			
	10 = Lower a 01 = Lower a	ddress bits are ddress bits are	e multiplexed wi e multiplexed wi e multiplexed wi ear on separate	th data bits usii th data bits usii	ng 2 address p	hases	
bit 10	Unimplemen	ted: Read as	0'				
bit 9-8	MODE<1:0>:	Parallel Port N	Node Select bits	6			
	01 = Buffered	ed PSP; pins u d PSP; pins us	ised are PMRD ed are PMRD, f d are PMRD, Pl	PMWR, PMCS	<2:1> and PME)<7:0>	<1:0>
bit 7-6	CSF<1:0>: C	hip Select Fun	ction bits				
	11 = Reserved 10 = PMA<15> is used for Chip Select 2, PMA<14> is used for Chip Select 1 01 = PMA<15> is used for Chip Select 2, PMCS1 is used for Chip Select 1 00 = PMCS2 is used for Chip Select 2, PMCS1 is used for Chip Select 1						
bit 5	ALP: Address	s Latch Polarit	y bit				
			MALH and PMA				
bit 4	ALMODE: Ac	ddress Latch S	trobe Mode bit				
	cause a c		s strobes (each ss in the latch tl ss strobes	-	• •	nt if the current	access would
bit 3	Unimplemen	ted: Read as	0'				
bit 3 bit 2	-	t ed: Read as ' Bus Keeper bit	0'				

REGISTER 21-1: PMCON1: EPMP CONTROL REGISTER 1

REGISTER 21-1: PMCON1: EPMP CONTROL REGISTER 1 (CONTINUED)

bit 1-0 IRQM<1:0>: Interrupt Request Mode bits

- 11 = Interrupt is generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode), or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only)
- 10 = Reserved
- 01 = Interrupt is generated at the end of a read/write cycle
- 00 = No interrupt is generated

REGISTER 21-2: PMCON2: EPMP CONTROL REGISTER 2

R-0, HSC	U-0	R/C-0, HS	R/C-0, HS	U-0	U-0	U-0	U-0
BUSY		ERROR	TIMEOUT	—	—	—	—
bit 15							bit 8

| R/W-0 |
|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
| RADDR23 ⁽¹⁾ | RADDR22 ⁽¹⁾ | RADDR21 ⁽¹⁾ | RADDR20 ⁽¹⁾ | RADDR19 ⁽¹⁾ | RADDR18 ⁽¹⁾ | RADDR17 ⁽¹⁾ | RADDR16 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend: HS = Hardware Settable bit		HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
C = Clearable bit				

bit 15	BUSY: Busy bit (Master mode only) 1 = Port is busy 0 = Port is not busy
bit 14	Unimplemented: Read as '0'
bit 13	ERROR: Error bit
	 1 = Transaction error (illegal transaction was requested) 0 = Transaction completed successfully
bit 12	TIMEOUT: Time-out bit
	1 = Transaction timed out
	0 = Transaction completed successfully
bit 11-8	Unimplemented: Read as '0'
bit 7-0	RADDR<23:16>: Parallel Master Port Reserved Address Space bits ⁽¹⁾
Note 1:	If RADDR<23:16> = 00000000, then the last EDS address for Chip Select 2 will be FFFFFh.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
PTWREN	PTRDEN	PTBE1EN	PTBE0EN	—	AWAITM1	AWAITM0	AWAITE			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	PTEN22 ⁽¹⁾	PTEN21 ⁽¹⁾	PTEN20 ⁽¹⁾	PTEN19 ⁽¹⁾	PTEN18 ⁽¹⁾	PTEN17 ⁽¹⁾	PTEN16 ⁽¹⁾			
bit 7							bit 0			
Legend:										
R = Readable		W = Writable	bit	•	nented bit, read					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
L:1 4 F			ala Otaalaa Daat	En abla bit						
bit 15	PTWREN: EPMP Write/Enable Strobe Port Enable bit									
	 1 = PMWR/PMENB port is enabled 0 = PMWR/PMENB port is disabled 									
bit 14		MP Read/Write		nable bit						
		MWR port is er								
	0 = PMRD/PMWR port is disabled									
bit 13	PTBE1EN: EPMP High Nibble/Byte Enable Port Enable bit									
	1 = PMBE1 port is enabled									
	•	ort is disabled								
bit 12	PTBE0EN: EPMP Low Nibble/Byte Enable Port Enable bit									
	 1 = PMBE0 port is enabled 0 = PMBE0 port is disabled 									
bit 11	•	ted: Read as '	`							
bit 10-9	•	>: Address Lat		States bits						
DIL 10-9			ch Strobe Wait	States bits						
	11 = Wait of $3\frac{1}{2}$ TCY 10 = Wait of $2\frac{1}{2}$ TCY									
	$01 = \text{Wait of } \frac{1}{2} \text{TCY}$									
	00 = Wait of 1	∕₂ TCY								
bit bit 8	AWAITE: Add	Iress Hold Afte	r Address Latcl	h Strobe Wait S	States bit					
	1 = Wait of 1									
h:+ 7	$0 = $ Wait of $\frac{1}{4}$.,							
bit 7	-	ted: Read as '								
			D (- · ·	··· (1)						
bit 6-0		: EPMP Addre								
	1 = PMA<22:	EPMP Addrest 16> function as 16> function as	s EPMP addres							

REGISTER 21-3: PMCON3: EPMP CONTROL REGISTER 3

Note 1: These bits are not available in 64-pin devices (PIC24FJXXXGC006).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0			
bit 7							bit 0			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	PTEN15: PMA15 Port Enable bit									
	1 = PMA15 functions as either Address Line 15 or Chip Select 2									
		unctions as por								
bit 14	PTEN14: PM	PTEN14: PMA14 Port Enable bit								
	1 = PMA14 functions as either Address Line 14 or Chip Select 1									
	0 = PMA14 functions as port I/O									
bit 13-3	PTEN<13:3>:	EPMP Addres	s Port Enable	bits						
	1 = PMA<13:3> function as EPMP address lines									
	0 = PMA<13:3> function as port I/Os									
bit 2-0		PMALU/PMALI								
				lines or address	s latch strobes					
	0 = PMA < 2:0	> function as p	ort I/Os							

REGISTER 21-4: PMCON4: EPMP CONTROL REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
CSDIS	CSP	CSPTEN	BEP	—	WRSP	RDSP	SM				
pit 15							bi				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
ACKP	PTSZ1	PTSZ0	_	_	_	_	_				
bit 7							bi				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15	CSDIS: Chip Select x Disable bit										
	 1 = Disables the Chip Select x functionality 0 = Enables the Chip Select x functionality 										
bit 14	CSP: Chip S	elect x Polarity	bit								
	$1 = \text{Active-high} \frac{(\text{PMCSx})}{(\text{PMCSx})}$ 0 = Active-low (PMCSx)										
bit 13	CSPTEN: PMCSx Port Enable bit										
		port is enabled port is disabled									
bit 12		elect x Nibble/B	yte Enable Po	larity bit							
	 1 = Nibble/byte enable is active-high (PMBE0, PMBE1) 0 = Nibble/byte enable is active-low (PMBE0, PMBE1) 										
bit 11	Unimplemented: Read as '0'										
bit 10	-	Select x Write		/ bit							
	For Slave modes and Master mode when SM = 0: 1 = Write strobe is active-high (PMWR) 0 = Write strobe is active-low (PMWR)										
	For Master mode when SM = 1: 1 = Enable strobe is active-high (PMENB) 0 = Enable strobe is active-low (PMENB)										
bit 9		Select x Read S		bit							
	For Slave modes and Master mode when SM = 0: 1 = Read strobe is active-high (PMRD) 0 = Read strobe is active-low (PMRD)										
	 For Master mode when SM = 1: 1 = Read/write strobe is active-high (PMRD/PMWR) 0 = Read/Write strobe is active-low (PMRD/PMWR) 										
bit 8				,							
	 SM: Chip Select x Strobe Mode bit 1 = Read/write and enable strobes (PMRD/PMWR and PMENB) 0 = Read and write strobes (PMRD and PMWR) 										
oit 7	ACKP: Chip Select x Acknowledge Polarity bit										
		active-high <u>(PM</u> active-low (PMA									
oit 6-5	PTSZ<1:0>:	Chip Select x F	ort Size bits								
	01 = 4-bit pc	ed oort size (PMD< ort size (PMD<3 ort size (PMD<7	:0>)								

REGISTER 21-6: PMCSxBS: EPMP CHIP SELECT x BASE ADDRESS REGISTER⁽²⁾

R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	
BASE23	BASE22	BASE21	BASE20	BASE19	BASE18	BASE17	BASE16	
bit 15	•	·		·		•	bit 8	
R/W ⁽¹⁾	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
BASE15	—	—	_	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = E		'1' = Bit is set		'0' = Bit is clea	0' = Bit is cleared		x = Bit is unknown	
,								

bit 15-7 BASE<23:15>: Chip Select x Base Address bits⁽¹⁾

bit 6-0 Unimplemented: Read as '0'

Note 1: The value at POR is 0080h for PMCS1BS and 0880h for PMCS2BS.

2: If the whole PMCS2BS register is written together as 0x0000, then the last EDS address for Chip Select 1 will be FFFFFh. In this case, Chip Select 2 should not be used. PMCS1BS has no such feature.

REGISTER 2			OUL SELE	CT x MODE F	COISTER				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0			_		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0		
bit 7	DWAIIBU	DVAITIVIS	DVVAITIVIZ	DVVAITIVIT	DVVAITIVIO	DWAITET	bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 15-14	11 = Reserve 10 = PMACK 01 = PMACK DWAITM	x is used to def x is used to 4<3:0> = 0000	ermine when a determine whe	Node bits a read/write ope en a read/writ time-out is 255	e operation is	complete wit			
bit 13-11	00 = PMACKx is not used AMWAIT<2:0>: Chip Select x Alternate Master Wait States bits 111 = Wait of 10 alternate master cycles 001 = Wait of 4 alternate master cycles 000 = Wait of 2 alternate master cycles								
bit 10-8	000 = Wait of 3 alternate master cycles Unimplemented: Read as '0'								
bit 7-6	-			Before Read/Wi	rite Strobe Wait	States bits			
	11 = Wait of 3 10 = Wait of 2 01 = Wait of 1 00 = Wait of 1	81/4 TCY 21/4 TCY 1/4 TCY	·						
bit 5-2	For Write Ope	erations:	x Data Read/V	Vrite Strobe Wa	it States bits				
	0001 = Wait of 1½ Tcy 0000 = Wait of ½ Tcy For Read Operations: 1111 = Wait of 15¾ Tcy								
	0001 = Wait o 0000 = Wait o	of ¾ TCY							
bit 1-0	DWAITE<1:0: For Write Ope 11 = Wait of 3 10 = Wait of 2 01 = Wait of 3 00 = Wait of 3 For Read Ope 11 = Wait of 3 10 = Wait of 4 00 = Wait of 5 01 = Wait of 3 10 = Wait of 4 01 = Wait of 5 01 = Wait of 4 00 = Wait of 5 01 = Wait of 5 01 = Wait of 5 01 = Wait of 6 00 = Wait of 5	erations: 1 ³ /4 Tcy 1 ² /4 Tcy 1 ⁴ /4 Tcy 4 Tcy erations: 3 Tcy 2 Tcy 1 Tcy 1 Tcy	x ∪ata Hold Af	ter Read/Write	Strode Wait St	ates dits			

REGISTER 21-8: PMSTAT: EPMP STATUS REGISTER (SLAVE MODE ONLY)

R-0, HSC	R/W-0, HS	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC		
IBF	IBOV		_	IB3F ⁽¹⁾	IB2F ⁽¹⁾	IB1F ⁽¹⁾	IB0F ⁽¹⁾		
bit 15							bit 8		
D (1100									
R-1, HSC	R/W-0, HS	U-0	U-0	R-1, HSC	R-1, HSC	R-1, HSC	R-1, HSC		
OBE	OBUF		—	OB3E	OB2E	OB1E	OB0E		
bit 7							bit		
Legend:		HS = Hardware	e Settable bit	HSC = Hardw	are Settable/C	learable bit			
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	1 as '0'	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 14		Buffer Overflow S ttempt to a full In ow occurred		ccurred (must b	e cleared in sc	oftware)			
			iput register o			itwarc)			
bit 13-12	Unimplemen	ted: Read as '0	,						
bit 11-8	IB3F:IB0F: Input Buffer x Status Full bits ⁽¹⁾								
	 1 = Input buffer contains unread data (reading the buffer will clear this bit) 0 = Input buffer does not contain unread data 								
bit 7	OBE: Output 1 = All reada	Buffer Empty St	 O = Input builer does not contain unread data OBE: Output Buffer Empty Status bit 1 = All readable Output Buffer registers are empty 0 = Some or all of the readable Output Buffer registers are full 						
	 OBUF: Output Buffer Underflow Status bit 1 = A read occurred from an empty Output register (must be cleared in software) 0 = No underflow occurred 								
bit 6	1 = A read or	ccurred from an		register (must b	be cleared in so	oftware)			
bit 6 bit 5-4	1 = A read or 0 = No under	ccurred from an	empty Output	register (must t	be cleared in so	oftware)			

Note 1: Even though an individual bit represents the byte in the buffer, the bits corresponding to the word (Byte 0 and 1 or Byte 2 and 3) get cleared, even on byte reading.

REGISTER 21-9: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

- -								
U-0 U-0 U-0 U-0 U-0 R/W- — — — — — PMPT bit 7	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
U-0 U-0 U-0 U-0 U-0 R/W- — — — — — PMPT bit 7	—	—	—	—	—	—	—	—
PMPT bit 7 Legend:	bit 15							bit 8
PMPT bit 7 Legend:								
bit 7 Legend:	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
Legend:			—	—	—	—	—	PMPTTL
-	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	Legend:							
	R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			

-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown)

bit 15-1 Unimplemented: Read as '0'

bit 0

- PMPTTL: EPMP Module TTL Input Buffer Select bit
 - 1 = EPMP module inputs (PMDx, PMCS1) use TTL input buffers

0 = EPMP module inputs use Schmitt Trigger input buffers

NOTES:

22.0 LIQUID CRYSTAL DISPLAY (LCD) CONTROLLER


Note: This data sheet summarizes the features of the PIC24FJ128GC010 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24F Family Reference Manual", "Liquid Crystal Display (LCD)" (DS39740) which is available from the Microchip web site (www.microchip.com).

The Liquid Crystal Display (LCD) controller generates the data and timing control required to directly drive a static or multiplexed LCD panel. In 100-pin devices (PIC24FJXXXGC010), the module can drive panels of up to eight commons and up to 59 segments when 5 to 8 commons are used, or up to 63 segments when 1 to 4 commons are used. The module has these features:

- Direct driving of LCD panel
- · Three LCD clock sources with selectable prescaler
- Up to eight commons:
 - Static (one common)
 - 1/2 multiplex (two commons)
 - 1/3 multiplex (three commons)
 - 1/8 multiplex (eight commons)
- Ability to drive from 29 (in 64-pin devices) to 63 (100/121-pin) segments, depending on the Multiplexing mode selected
- Static, 1/2 or 1/3 LCD bias
- On-chip bias generator with dedicated charge pump to support a range of fixed and variable bias options
- Internal resistors for bias voltage generation
- Software contrast control for LCD using internal biasing

A simplified block diagram of the module is shown in Figure 22-1.





22.1 Registers

The LCD controller has up to 40 registers:

- LCD Control Register (LCDCON)
- LCD Charge Pump Control Register (LCDREG)
- LCD Phase Register (LCDPS)
- LCD Voltage Ladder Control Register (LCDREF)
- Four LCD Segment Enable Registers (LCDSE3:LCDSE0)
- Up to 32 LCD Data Registers (LCDDATA31:LCD-DATA0)

REGISTER 22-1: LCDCON: LCD CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
LCDEN	—	LCDSIDL	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SLPEN	WERR	CS1	CS0	LMUX2	LMUX1	LMUX0
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	LCDEN: LCD Driver Enable bit 1 = LCD driver module is enabled 0 = LCD driver module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	LCDSIDL: Stop LCD Drive in CPU Idle Mode Control bit
	 1 = LCD driver Halts in CPU Idle mode 0 = LCD driver continues to operate in CPU Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	SLPEN: LCD Driver Enable in Sleep Mode bit
	1 = LCD driver module is disabled in Sleep mode0 = LCD driver module is enabled in Sleep mode
bit 5	WERR: LCD Write Failed Error bit 1 = LCDDATAx register is written while WA (LCDPS<4>) = 0 (must be cleared in software) 0 = No LCD write error
bit 4-3	CS<1:0>: Clock Source Select bits
	00 = FRC
	01 = LPRC

1x = SOSC

REGISTER 22-1: LCDCON: LCD CONTROL REGISTER (CONTINUED)

bit 2-0 LMUX<2:0>: LCD Commons Select bits

LMUX<2:0>	Multiplex	Bias
111	1/8 MUX (COM<7:0>)	1/3
110	1/7 MUX (COM<6:0>)	1/3
101	1/6 MUX (COM<5:0>)	1/3
100	1/5 MUX (COM<4:0>)	1/3
011	1/4 MUX (COM<3:0>)	1/3
010	1/3 MUX (COM<2:0>)	1/2 or 1/3
001	1/2 MUX (COM<1:0>)	1/2 or 1/3
000	Static (COM0)	Static

Note: For multiplex above 4 commons, COM4, COM5, COM6 and COM7 also have segment functionality. Therefore, if the COM is enabled in multiplexing, the segment will not be available on that pin.

REGISTER 22-2: LCDREG: LCD CHARGE PUMP CONTROL REGISTER

RW-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
CPEN	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	RW-1	RW-1	RW-1	RW-1	RW-0	RW-0
—	—	BIAS2	BIAS1	BIAS0	MODE13	CKSEL1	CKSEL0

Legend:				
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	CPEN: 3	.6V Charge Pump Enable bit		
		regulator generates the highe est voltage in the system is s	, ,	
bit 14-6	Unimple	mented: Read as '0'		
bit 5-3	111 = 3. 110 = 3. 101 = 3. 100 = 3. 011 = 3. 010 = 2. 001 = 2.	D : Regulator Voltage Output 60V peak (offset on LCDBIAS 47V peak (offset on LCDBIAS 34V peak (offset on LCDBIAS 21V peak (offset on LCDBIAS 08V peak (offset on LCDBIAS 95V peak (offset on LCDBIAS 82V peak (offset on LCDBIAS 69V peak (offset on LCDBIAS	S0 of 0V) S0 of 0.13V) S0 of 0.26V) S0 of 0.39V) S0 of 0.52V) S0 of 0.65V) S0 of 0.78V)	
bit 2	1 = Regi	: 1/3 LCD Bias Enable bit Jator output supports 1/3 LC Jator output supports Static I		
bit 1-0	CLKSEL 11 = SO3 10 = 8 M 01 = LPF	<1:0>: Regulator Clock Selector	ct Control bits	

bit 7

bit 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
oit 15							bit			
54446	5444.6				5444.6	54446				
R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0			
pit 7							bit			
_egend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'				
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown			
oit 15-8	Unimplemen	ted: Read as 'd)'							
pit 7	WFT: Wavefo	orm Type Select	bit							
				each frame bou						
		vaveform (pnase as Mode Select	•	hin each commo	on type)					
pit 6				111.						
	When LMUX<2:0> = 000 or 011 through 111: 0 = Static Bias mode (do not set this bit to '1')									
	<u>When LMUX<2:0> = 001 or 010:</u>									
	1 = 1/2 Bias mode									
	0 = 1/3 Bias r									
bit 5		Active Status bit								
		er module is act er module is ina	-							
oit 4	WA: LCD Wr	ite Allow Status	bit							
	1 = Write into	o the LCDDATA	x registers is	allowed						
	0 = Write into the LCDDATAx registers is not allowed									
oit 3-0		D Prescaler Sel	ect bits							
	1111 = 1:16									
	1110 = 1:15 1101 = 1:14									
	1100 = 1:13									
	1011 = 1:12									
	1010 = 1:11									
	1001 = 1:10 1000 = 1:9									
	0111 = 1:8									
	0110 = 1:7									
	0101 = 1:6									
	0100 = 1:5 0011 = 1:4									
	0011 = 1.4 0010 = 1.3									
	0001 = 1:2									
	0000 = 1:1									

REGISTER 22-4: LCDSEx: LCD SEGMENT x ENABLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SE(n+15) ^(1,2)	SE(n+14)	SE(n+13)	SE(n+12)	SE(n+11)	SE(n+10)	SE(n+9)	SE(n+8)
bit 15							bit 8

R/W-0	R/W-0						
SE(n+7)	SE(n+6)	SE(n+5)	SE(n+4)	SE(n+3)	SE(n+2)	SE(n+1)	SE(n)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SE(n+15):SE(n): Segment Enable bits For LCDSE0: n = 0 For LCDSE1: n = 16 For LCDSE2: n = 32

For LCDSE3: n = 48^(1,2)

1 = Segment function of the pin is enabled, digital I/O is disabled

0 = Segment function of the pin is disabled, digital I/O is enabled

Note 1: SE63 (LCDSE3<15>) is not implemented.

2: For the SEG49 to work correctly, the JTAG needs to be disabled.

REGISTER 22-5: LCDDATAX: LCD DATA x REGISTER

bit 7

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
S(n+15)Cy	S(n+14)Cy	S(n+13)Cy	S(n+12)Cy	S(n+11)Cy	S(n+10)Cy	S(n+9)Cy	S(n+8)Cy
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
S(n+7)Cy	S(n+6)Cy	S(n+5)Cy	S(n+4)Cy	S(n+3)Cy	S(n+2)Cy	S(n+1)Cy	S(n)Cy

bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0	S(n+15)Cy:S(n)Cy: Pixel On bits
	<u>For registers, LCDDATA0 through LCDDATA3: n = (16x), y = 0</u>
	<u>For registers, LCDDATA4 through LCDDATA7: n = (16(x – 4)), y = 1</u>
	<u>For registers, LCDDATA8 through LCDDATA11: n = (16(x – 8)), y = 2</u>
	For registers, LCDDATA12 through LCDDATA15: n = (16(x – 12)), y = 3
	<u>For registers, LCDDATA16 through LCDDATA19: n = (16(x – 16)), y = 4</u>
	<u>For registers, LCDDATA20 through LCDDATA23: n = (16(x – 20)), y = 5</u>
	<u>For registers, LCDDATA24 through LCDDATA27: n = (16(x – 24)), y = 6</u>
	<u>For registers, LCDDATA28 through LCDDATA31: n = (16(x – 28)), y = 7</u>
	1 = Pixel is on
	0 = Pixel is off

COM Lines	Segments							
COM Lines	0 to 15	16 to 31	32 to 47	48 to 64				
0	LCDDATA0	LCDDATA1	LCDDATA2	LCDDATA3				
	S00C0:S15C0	S16C0:S31C0	S32C0:S47C0	S48C0:S63C0				
1	LCDDATA4	LCDDATA5	LCDDATA6	LCDDATA7				
	S00C1:S15C1	S16C1:S31C1	S32C1:S47C1	S48C1:S63C1				
2	LCDDATA8	LCDDATA9	LCDDATA10	LCDDATA11				
	S00C2:S15C2	S16C2:S31C2	S32C2:S47C2	S48C2:S63C2				
3	LCDDATA12	LCDDATA13	LCDDATA14	LCDDATA15				
	S00C3:S15C3	S16C3:S31C3	S32C3:S47C3	S48C3:S63C3				
4	LCDDATA16	LCDDATA17	LCDDATA18	LCDDATA19				
	S00C4:S15C4	S16C4:S31C4	S32C4:S47C4	S48C4:S59C4				
5	LCDDATA20	LCDDATA21	LCDDATA22	LCDDATA23				
	S00C5:S15C5	S16C5:S31C5	S32C5:S47C5	S48C5:S69C5				
6	LCDDATA24	LCDDATA25	LCDDATA26	LCDDATA27				
	S00C6:S15C6	S16C6:S31C6	S32C6:S47C6	S48C6:S59C6				
7	LCDDATA28	LCDDATA29	LCDDATA30	LCDDATA31				
	S00C7:S15C7	S16C7:S31C7	S32C7:S47C7	S48C7:S59C7				

TABLE 22-1: LCDDATA REGISTERS AND BITS FOR SEGMENT AND COM COMBINATIONS

REGISTER 22-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER

LCDIRE	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
LODINE		LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE		
bit 15					L		bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
LRLAP1	LRLAP0	LRLBP1	LRLBP0	—	LRLAT2	LRLAT1	LRLAT0		
bit 7						•	bit (
Legend:									
R = Readabl	e bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15	1 = Internal L 0 = Internal L	D Internal Refer CD reference i CD reference i	s enabled and s disabled		ne internal con	trast control cire	cuit		
bit 14	•	ted: Read as '(
bit 13-11)>: LCD Contrast esistance of the							
	110 = Resista 101 = Resista 100 = Resista 011 = Resista 010 = Resista 001 = Resista	or ladder is at n or ladder is at 6 or ladder is at 5 or ladder is at 4 or ladder is at 3 or ladder is at 2 or ladder is at 1 um resistance (i	/7th of maximu /7th of maximu /7th of maximu /7th of maximu /7th of maximu /7th of maximu	Im resistance Im resistance Im resistance Im resistance Im resistance Im resistance		1			
bit 10				,,					
			VLCD3PE: LCD Bias 3 Pin Enable bit 1 = Bias 3 level is connected to the external pin, LCDBIAS3						
bit 9	VLCD2PE: L	0 = Bias 3 level is internal (internal resistor ladder)							
	VLCD2PE: LCD Bias 2 Pin Enable bit 1 = Bias 2 level is connected to the external pin, LCDBIAS2								
			inable bit to the externation	al pin, LCDBIAS					
	0 = Bias 2 le	vel is connected	nable bit to the externation ternal resistor	al pin, LCDBIAS					
	0 = Bias 2 le VLCD1PE: Lo 1 = Bias 1 le	vel is connected vel is internal (i	nable bit d to the externa nternal resistor nable bit d to the externa	ladder) al pin, LCDBIAS ladder) al pin, LCDBIAS	52				
bit 8 bit 7-6	0 = Bias 2 le VLCD1PE: Lo 1 = Bias 1 le 0 = Bias 1 le	vel is connected vel is internal (ii CD Bias 1 Pin E vel is connected	nable bit d to the externanternal resistor nable bit d to the externanternal resistor	al pin, LCDBIAS ladder) al pin, LCDBIAS ladder)	52 51				
bit 8	0 = Bias 2 le VLCD1PE: Lo 1 = Bias 1 le 0 = Bias 1 le LRLAP<1:0> During Time I 11 = Internal 10 = Internal 01 = Internal	vel is connected vel is internal (i CD Bias 1 Pin E vel is connected vel is internal (i : LCD Reference	Enable bit d to the externanternal resistor Enable bit d to the externanternal resistor exe Ladder A Tin ladder is power ladder is power ladder is power	al pin, LCDBIAS ladder) al pin, LCDBIAS ladder) me Power Cont ered in High-Po ered in Medium ered in Low-Pov	52 51 rol bits wer mode Power mode wer mode				
bit 8 bit 7-6	0 = Bias 2 le VLCD1PE: L0 1 = Bias 1 le 0 = Bias 1 le LRLAP<1:0> During Time 1 11 = Internal 10 = Internal 01 = Internal 00 = Internal	vel is connected vel is internal (ii CD Bias 1 Pin E vel is connected vel is internal (ii : LCD Reference <u>Interval A:</u> LCD reference LCD reference LCD reference	Enable bit d to the externation thernal resistor Enable bit d to the externation thernal resistor the Ladder A Tin ladder is power ladder is power ladder is power	al pin, LCDBIAS ladder) al pin, LCDBIAS ladder) me Power Cont ered in High-Po ered in Medium ered in Low-Pov ered down and	52 51 rol bits wer mode Power mode wer mode unconnected				
bit 8	0 = Bias 2 le VLCD1PE: L0 1 = Bias 1 le 0 = Bias 1 le LRLAP<1:0> During Time I 11 = Internal 10 = Internal 00 = Internal LRLBP<1:0> During Time I 11 = Internal 10 = Internal 10 = Internal 10 = Internal 10 = Internal 10 = Internal	vel is connected vel is internal (i CD Bias 1 Pin E vel is connected vel is internal (i : LCD Reference interval A: LCD reference LCD reference LCD reference LCD reference LCD Reference	Enable bit d to the externa- nternal resistor nable bit d to the externa- nternal resistor e Ladder A Tir ladder is powe ladder is powe	al pin, LCDBIAS ladder) al pin, LCDBIAS ladder) me Power Cont ered in High-Po ered in Medium ered in Low-Pov ered down and me Power Cont ered in High-Po ered in High-Po ered in Medium ered in Low-Pov	52 51 rol bits wer mode Power mode wer mode unconnected rol bits wer mode Power mode Power mode wer mode				

REGISTER 22-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER (CONTINUED)

bit 2-0 LRLAT<2:0>: LCD Reference Ladder A Time Interval Control bits Sets the number of 32 clock counts when the A Time Interval Power mode is active. For Type-A Waveforms (WFT = 0): 111 = Internal LCD reference ladder is in A Power mode for 7 clocks and B Power mode for 9 clocks 100 = Internal LCD reference ladder is in A Power mode for 6 clocks and B Power mode for 10 clocks 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 11 clocks 100 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 12 clocks 100 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 13 clocks 011 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 13 clocks

010 = Internal LCD reference ladder is in A Power mode for 2 clocks and B Power mode for 14 clocks 001 = Internal LCD reference ladder is in A Power mode for 1 clock and B Power mode for 15 clocks

000 = Internal LCD reference ladder is always in B Power mode

For Type-B Waveforms (WFT = 1):

111 = Internal LCD reference ladder is in A Power mode for 7 clocks and B Power mode for 25 clocks 110 = Internal LCD reference ladder is in A Power mode for 6 clocks and B Power mode for 26 clocks 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 27 clocks 100 = Internal LCD reference ladder is in A Power mode for 4 clocks and B Power mode for 28 clocks 111 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 28 clocks 112 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 29 clocks 113 = Internal LCD reference ladder is in A Power mode for 2 clocks and B Power mode for 30 clocks 114 = Internal LCD reference ladder is in A Power mode for 1 clock and B Power mode for 31 clocks 115 = Internal LCD reference ladder is always in B Power mode

23.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to the "PIC24F Family Reference Manual", "Real-Time Clock and Calendar (RTCC)" (DS39696).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.

Key features of the RTCC module are:

- Operates in Deep Sleep mode
- Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- · Visibility of one half second period
- Provides calendar weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat chime
- · Year 2000 to 2099 leap year correction

- · BCD format for smaller software overhead
- Optimized for long-term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust
- · Optimized for long-term battery operation
- · Fractional second synchronization
- Calibration to within ±2.64 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Ability to periodically wake up external devices without CPU intervention (external power control)
- · Power control output for external circuit control
- · Calibration takes effect every 15 seconds
- · Runs from any one of the following:
 - External Real-Time Clock (RTC) of 32.768 kHz
 - Internal 31.25 kHz LPRC clock
 - 50 Hz or 60 Hz external input

23.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external 50 Hz/60 Hz power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.




FIGURE 23-1: RTCC BLOCK DIAGRAM

23.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

23.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR<1:0> bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 23-1).

By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 23-1: RTCVAL REGISTER MAPPING

RTCPTR<1:0>	RTCC Value Register Window	
	RTCVAL<15:8>	RTCVAL<7:0>
00	MINUTES	SECONDS
01	WEEKDAY	HOURS
10	MONTH	DAY
11	—	YEAR

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR<1:0> bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 23-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 23-2: ALRMVAL REGISTER MAPPING

ALRMPTR <1:0>	Alarm Value Register Window	
	ALRMVAL<15:8>	ALRMVAL<7:0>
00	ALRMMIN	ALRMSEC
01	ALRMWD	ALRMHR
10	ALRMMNTH	ALRMDAY
11	_	

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> bits being decremented.

Note:	This only applies to read operations and
	not write operations.

23.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (see Example 23-1).

To avoid accidental writes to the timer, it is			
recommended that the RTCWREN bit			
(RCFGCAL<13>) is kept clear at any			
other time. For the RTCWREN bit to be			
set, there is only one instruction cycle time			
window allowed between the 55h/AA			
sequence and the setting of RTCWREN;			
therefore, it is recommended that code			
follow the procedure in Example 23-1.			

23.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the RTCLK<1:0> bits in the RTCPWC register. When the bits are set to '00', the Secondary Oscillator (SOSC) is used as the reference clock and when the bits are '01', LPRC is used as the reference clock. When RTCLK<1:0> = 10 and 11, the external power line (50 Hz and 60 Hz) is used as the clock source.

asm volatile asm volatile asm volatile	("push w7"); ("push w8"); ("disi #5");	-
asm volatile	("mov #0x55, w7");	
asm volatile	("mov w7, _NVMKEY");	
asm volatile	("mov #0xAA, w8");	
asm volatile	("mov w8, _NVMKEY");	
asm volatile	("bset _RCFGCAL, #13"); //set the RTCWREN bit	
asm volatile	("pop w8");	
asm volatile	("pop w7");	

EXAMPLE 23-1: SETTING THE RTCWREN BIT

23.3 Registers

23.3.1 RTCC CONTROL REGISTERS

REGISTER 23-1: RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	_	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	RTCEN: RTCC Enable bit ⁽²⁾
	1 = RTCC module is enabled
	0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit
	 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit
	 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11	HALFSEC: Half Second Status bit ⁽³⁾
	1 = Second half period of a second
	0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit
	1 = RTCC output is enabled
	0 = RTCC output is disabled
bit 9-8	RTCPTR<1:0>: RTCC Value Register Window Pointer bits
	Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers. The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.
	<u>RTCVAL<15:8>:</u>
	11 = Reserved
	10 = MONTH
	00 = MINUTES
	<u>RTCVAL<7:0>:</u> 11 = YEAR
	10 = DAY
	01 = HOURS
	00 = SECONDS
Note 1:	The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 23-1: RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCEN	PWCPOL	PWCPRE	PWSPRE	RTCLK1 ⁽²⁾	RTCLK0 ⁽²⁾	RTCOUT1	RTCOUT0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplem	ented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	PWCEN: Pow	ver Control Ena	ble bit				
	1 = Power co	ontrol is enabled	ł				
	0 = Power co	ontrol is disable	d				
bit 14	PWCPOL: Po	ower Control Er	able bit				
		ontrol is enabled					
	0 = Power co	ontrol is disable	d				
bit 13		ower Control/Sta					
				y-2 of source R			
		-		y-1 of source R	I CC clock		
bit 12		wer Control Sa	•				
				/-2 of source R [·] /-1 of source R [·]			
bit 11-10		: RTCC Clock	-				
		power line (60		DIIS			
		power line (00	,				
		LPRC Oscillato					
	00 = External	Secondary Os	cillator (SOSC)			
bit 9-8	RTCOUT<1:0	>: RTCC Outp	ut Source Sele	ect bits			
	11 = Power c	ontrol					
	10 = RTCC cl						
	01 = RTCC se						
bit 7-0	00 = RTCC al	-) '				
DIL 7-0	ommplemen	ted: Read as '0	J				

REGISTER 23-2: RTCPWC: RTCC POWER CONTROL REGISTER⁽¹⁾

Note 1: The RTCPWC register is only affected by a POR.

2: When a new value is written to these register bits, the lower half of the MINSEC register should also be written to properly reset the clock prescalers in the RTCC.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7	711110	711110	744 14	744 10	70012	744 11	bit (
Legend:							
R = Readabl		W = Writable			nented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 15	ALRMEN: AI	arm Enable bit					
			ed automatical	lly after an ala	rm event whe	never ARPT<7	:0> = 00h and
	CHIME =	,					
bit 14	0 = Alarm is CHIME: Chin						
DIC 14			T-7.0> hito oro	allowed to roll	over from 00h	to CCh	
		s enabled; ARP s disabled; ARP					
bit 13-10		>: Alarm Mask					
		y half second	<u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u>				
	0001 = Ever						
		y 10 seconds					
	0011 = Ever						
	0100 = Ever						
	0110 = Once	•					
	0111 = Once	•					
	1000 = Once				a a th		
		e a year (except	-	ed for Februar	y 29 ¹¹ , once ev	/ery 4 years)	
		erved – do not u erved – do not u					
bit 9-8		1:0>: Alarm Val		ndow Pointer b	its		
			•			ALH and ALRM	VALL registers
						LH until it reach	
	ALRMVAL<1						
	00 = ALRMN						
	01 = ALRMW 10 = ALRMW						
	10 = ALRIVIV 11 = Unimple						
	<u>ALRMVAL<7</u>						
	00 = ALRMS						
	01 = ALRMH	IR					
	10 = ALRMD						
	11 = Unimple						
bit 7-0		Alarm Repeat					
	11111111 =	Alarm will rep	eat 255 more ti	mes			
	•						
		Alarm will not	reneat				
		Alarm will not		nt: it is prevent	ed from rolling	over from 00h	to FFh unless

REGISTER 23-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

23.3.2 RTCVAL REGISTER MAPPINGS

REGISTER 23-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15			•				bit 8

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN2 | YRTEN1 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.

bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 23-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0' bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'. bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9. bit 7-6 Unimplemented: Read as '0' bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3. DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits bit 3-0 Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

© 2012-2013 Microchip Technology Inc.

REGISTER 23-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	—		—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-11	Unimplomon	ted: Dood oo '	o'				
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits						
	Contains a value from 0 to 6.						
bit 7-6	Unimplemen	ted: Read as '	0'				

- bit 5-4
 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits

 Contains a value from 0 to 2.
 Bit 3-0

 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
 - Contains a value from 0 to 9.
- **Note 1:** A write to this register is only allowed when RTCWREN = 1.

REGISTER 23-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

23.3.3 ALRMVAL REGISTER MAPPINGS

REGISTER 23-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

			-					
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_			MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0	
bit 15							bit 8	
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
		DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set	= Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-13 bit 12	MTHTEN0: B	ted: Read as '0' inary Coded De Ilue of '0' or '1'.	ecimal Value o	f Month's Tens	Digit bit			
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.							
bit 7-6	Unimplemented: Read as '0'							
bit 5-4		DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.						
bit 3-0	DAYONE<3:0	>: Binary Code	ed Decimal Val	ue of Day's On	es Digit bits			

Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 23-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15				•			bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 bit 10-8	Unimplemented: Read as '0' WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

bit 7

bit 0

REGISTER 23-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15					I		bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	Unimplement	ed: Read as '0	,				
bit 14-12	MINTEN<2:0	Sinary Code	d Decimal Valu	ie of Minute's T	ens Digit bits		
	Contains a va	lue from 0 to 5					
bit 11-8	MINONE<3:0	>: Binary Code	ed Decimal Valu	ue of Minute's (Ones Digit bits		
	Contains a value from 0 to 9.						
bit 7	Unimplemented: Read as '0'						
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits						
	Contains a va	Contains a value from 0 to 5.					
bit 3-0	SECONE<3:0	>: Binary Code	ed Decimal Val	ue of Second's	Ones Digit bits	6	
	Contains a value from 0 to 9.						

23.4 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will either be added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.
- 3. a) If the oscillator is faster than ideal (negative result from Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

EQUATION 23-1:

(Ideal Frequency[†] – Measured Frequency) * 60 = Clocks per Minute † Ideal Frequency = 32,768 Hz

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS = 00, 15, 30 or 45. This is due to the auto-adjust of the RTCC at 15 second intervals.

Note: It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

23.5 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options available

23.5.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 23-2, the interval selection of the alarm is configured through the AMASK<3:0> bits (ALCFGRPT<13:10>). These bits determine which, and how many, digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00h, and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated, up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPTx bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

23.5.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note:	Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit, while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled
	changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

FIGURE 23-2: ALARM MASK SETTINGS

Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month Day	Hours	Minutes Seconds	
0000 - Every half second 0001 - Every second				:	
0010 - Every 10 seconds				: : : s	
0011 - Every minute				• • • • • • • • • • • • • • • • • • •	
0100 - Every 10 minutes				: m : s s	
0101 - Every hour				: m m : s s	
0110 - Every day			h h	: m m : s s	
0111 - Every week	d		h h	: m m : s s	
1000 - Every month		/ d_ d	hh	: m m : s s	
1001 - Every year ⁽¹⁾		m m / d d	hh	: m m : s s	
Note 1: Annually, except when configured for February 29.					

23.6 POWER CONTROL

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device, and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current lower power mode (Sleep, Deep Sleep, etc.).

To use this feature:

- 1. Enable the RTCC (RTCEN = 1).
- 2. Set the PWCEN bit (RTCPWC<15>).
- 3. Configure the RTCC pin to drive the PWC control signal (RTCOE = 1 and RTCOUT<1:0> = 11).

The polarity of the PWC control signal may be chosen using the PWCPOL bit (RTCPWC<14>). An active-low or active-high signal may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin, in order to drive the ground pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.

23.7 RTCC VBAT OPERATION

The RTCC can operate in VBAT mode when there is a power loss on the VDD pin. The RTCC will continue to operate if the VBAT pin is powered on (it is usually connected to the battery).

Note: It is recommended to connect the VBAT pin to VDD if the VBAT mode is not used (not connected to the battery).

The VBAT BOR can be enabled/disabled using the VBTBOR bit in the CW2 Configuration register (CW2<14>). If the VBTBOR enable bit is cleared, the VBAT BOR is always disabled and there will be no indication of a VBAT BOR. If the VBTBOR bit is set, the RTCC can receive a Reset and the RTCEN bit will get cleared; it can happen anywhere between 1.95-1.4V (typical).

24.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS39729). The information in this data sheet supersedes the information in the FRM.

The 32-bit programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- · Independent data and polynomial lengths
- · Configurable interrupt output
- Data FIFO

Figure 24-1 displays a simplified block diagram of the CRC generator. A simple version of the CRC shift engine is displayed in Figure 24-2.





FIGURE 24-2: CRC SHIFT ENGINE DETAIL



24.1 User Interface

24.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the 32^{nd} order, using up to 32 bits.

Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit and the other a 32-bit equation.

EQUATION 24-1: 16-BIT, 32-BIT CRC POLYNOMIALS

X16 + X12 + X5 + 1

and

 $\begin{array}{c} X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + \\ X8 + X7 + X5 + X4 + X2 + X + 1 \end{array}$

To program these polynomials into the CRC generator, set the register bits, as shown in Table 24-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The '0' bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length 32, it is assumed that the 32^{nd} bit will be used. Therefore, the X<31:1> bits do not have the 32^{nd} bit.

24.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value, between 1 and 32 bits, using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is 4 words deep. When the DWIDTHx bits are between 15 and 8, the FIFO is 8 words deep. When the DWIDTHx bits are less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is 1 byte. For example, if the DWIDTHx bits are 5, then the size of the data is DWIDTH<4:0> + 1 or 6. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, the MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTHx bits are 24, the VWORDx bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written to before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit is set and the value of the VWORDx bits is greater than zero.

Each word is copied out of the FIFO into a buffer register, which decrements the VWORDx bits. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until the VWORDx bits reach zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When the VWORDx bits reach the maximum value for the configured value of the DWIDTHx bits (4, 8 or 16), the CRCFUL bit becomes set. When the VWORDx bits reach zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORDx bits is done.

TABLE 24-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIALS

CRC Control Bits	Bit Values				
	16-Bit Polynomial	32-Bit Polynomial			
PLEN<4:0>	01111	11111			
X<31:16>	0000 0000 0000 0001	0000 0100 1100 0001			
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x			

24.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

24.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt. Note that when an interrupt occurs, the CRC calculation would not yet be complete. The module will still need (PLENx + 1)/2 clock cycles after the interrupt is generated until the CRC calculation is finished.

24.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- Configure the module for desired operation:

 a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits.

b) Configure the data width and shift direction using the DWIDTHx and LENDIAN bits.

c) Select the desired Interrupt mode using the CRCISEL bit.

- Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.
- Clear old results by writing 00h to CRCWDATL and CRCWDATH. The CRCWDAT registers can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

There are eight registers used to control programmable CRC operation:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 24-1 and Register 24-2) control the operation of the module and configure the various settings.

The CRCXOR registers (Register 24-3 and Register 24-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word input data, and CRC processed output, respectively.

REGISTER 24-1: CRCCON1: CRC CONTROL 1 REGISTER

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC			
CRCEN	CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWO									
bit 15 bit 8										
R-0, HSC	R-1, HSC R/W-0 R/W-0, HC R/W-0 U-0 U-0									
CRCFUL	CRCMPT CRCISEL CRCGO LENDIAN — —									
bit 7 bit										
Legend:HC = Hardware Clearable bitHSC = Hardware Settable/Clearable bit										
R = Readab	le bit	W = Writable b	it	U = Unimplen	nented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown			
bit 15	 CRCEN: CRC Enable bit 1 = Enables module 0 = Disables module; all state machines, pointers and CRCWDAT/CRCDATH registers are reset; other SFRs are NOT reset 									
bit 14	Unimpleme	Unimplemented: Read as '0'								
bit 13	 CSIDL: CRC Stop in Idle Mode bit 1 = Discontinues module operation when the device enters Idle mode 0 = Continues module operation in Idle mode 									
bit 12-8	VWORD<4:	0>: Pointer Valu	e bits							
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<4:0> \geq 7 or 16 when PLEN<4:0> \leq 7.									
bit 7	CRCFUL: C	RC FIFO Full bi	t							
	1 = FIFO is full 0 = FIFO is not full									
bit 6	CRCMPT: C	CRC FIFO Empty	/ bit							
	1 = FIFO is empty 0 = FIFO is not empty									
bit 5	CRCISEL:	CRC Interrupt Se	election bit							
		t on FIFO is emp t on shift is comp			shifting through	the CRC				
bit 4	CRCGO: St	art CRC bit								
		CRC serial shifter erial shifter is turr								
bit 3	LENDIAN:	Data Shift Directi	on Select bit							
		ord is shifted into								
bit 2-0		ented: Read as '								

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0
bit 7				•			bit 0
Legend:							
R = Readable bit W = Writable bit			pit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is			x = Bit is unkr	iown			

bit 15-13	Unimplemented: Read as '0'
bit 12-8	DWIDTH<4:0>: Data Word Width Configuration bits
	Configures the width of the data word (Data Word Width – 1).
bit 7-5	Unimplemented: Read as '0'
bit 4-0	PLEN<4:0>: Polynomial Length Configuration bits
	Configures the length of the polynomial (Polynomial Length – 1).

REGISTER 24-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X15	X14	X13	X12	X11	X10	X9	X8
bit 15		•		·			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
X7	X6	X5	X4	X3	X2	X1	_
bit 7		·			•		bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is se				'0' = Bit is cleared x = Bit is unknown			

bit 15-1 X<15:1>: XOR of Polynomial Term xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 X31 X30 X29 X28 X27 X26 X25 X24 bit 15 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 X23 X22 X21 X20 X19 X18 X17 X16 bit 7 Legend:

REGISTER 24-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 X<31:16>: XOR of Polynomial Term xⁿ Enable bits

bit 8

bit 0

25.0 OVERVIEW OF ADVANCED ANALOG FEATURES

The defining feature of PIC24FJ128GC010 family devices is the collection of analog peripherals, designed to extend the range of PIC24F microcontrollers into high-performance analog and mixed-signal applications. All devices include a set of new advanced modules and several existing analog peripherals, plus a common voltage reference for ease of use.

The analog block includes four new modules:

- 12-Bit High-Speed, Pipeline A/D Converter (described in Section 26.0 "12-Bit High-Speed, Pipeline A/D Converter")
- 16-Bit Sigma-Delta A/D (described in Section 27.0, 16-Bit Sigma-Delta Analog-to-Digital (A/D) Converter)
- Dual 10-Bit Digital-to-Analog Converters (described in Section 28.0, 10-Bit Digital-to-Analog Converter (DAC))
- Dual Operational Amplifiers (described in Section 29.0, Dual Operational Amplifier Module)

It also includes these legacy PIC24F analog modules:

- Triple Comparator module (described in Section 30.0, Triple Comparator Module) with independent voltage reference (described in Section 31.0, Comparator Voltage Reference)
- CTMU (described in Section 32.0, Charge Time Measurement Unit (CTMU))

A high-level overview of the analog block and its integrating features is shown in Figure 25-1. For a more detailed diagram of each module and an explanation of its operation, please refer to the appropriate chapter.

25.1 Shared Analog Pins

Apart from the reserved differential inputs for the Sigma-Delta A/D Converter, PIC24FJ128GC010 family devices may have up to 50 analog input channels (in 100-pin devices). Because of the number of analog features available on the microcontroller, many of the inputs and outputs of the other advanced analog modules share pins with these channels.

Table 25-1 describes how features are multiplexed. Note that not all of these analog channels and their shared analog peripherals are available on all devices.


25.2 Internal Band Gap References

As an integrating feature, the analog block of PIC24FJ128GC010 family devices includes a common internal voltage reference source. This band gap provides several functions:

- A single, configurable internal reference source (BGBUF0) for all on-chip analog consumers
- Two additional and independently programmable band gap sources that can provide buffered internal references (BGBUF1 and BGBUF2) to external pins
- Independent configurability of all sources in Idle, Sleep and other low-power modes, allowing for flexibility in power consumption

The reference sources are controlled by three registers: BUFCON0 for the internal reference (Register 25-1), and BUFCON1 and BUFCON2 (Register 25-2) for the buffered references.





ABLE 25-1:	SHARED ANALOG PINS								
Analog Input Channel	Op Amp	Comparator	Comparator Reference	DAC	Band Gap	Other Analog			
AN0		_	CVREF+	DVREF+	BGBUF1	AVREF+			
AN1	OA2PB	_	CVREF-		—	AVREF-			
AN2	OA2NC	C2INB	_	_	—	CTCMP			
AN3	OA2OUT	C2INA	_		—	_			
AN4	OA1NA	C1INB	—	_	—	_			
AN5	OA1OUT	C1INA	_	_	—	_			
AN6	OA1PD	_	_		—	_			
AN9	OA1NC	_	—	_	—	_			
AN10	OA2PC	_	CVREF	_	_	_			
AN11	OA2ND	—	_		—	_			
AN13	OA2PD	_	_	DAC2	—	_			
AN14	OA2NE	_	_			CTPLS			
AN17	OA1PB	C1IND	_		BGBUF2	_			
AN18	OA1NE	C1INC	—	_	—	_			
AN19	OA1NC	C2IND	_	_	_	_			
AN20	_	C3INA	_		—	_			
AN25	OA2NB	_	—	_	—	_			
AN30	_	_	_	_	—	_			
AN34	OA1PC	C3INB	_		—	_			
AN41	_	C3IND	—	_	—	_			
AN42	OA2PA	C3INC	_	_	—				
AN43	OA2NA	—	—	—	—				
AN44	OA2PE	_	—	—	—				
AN47	OA1PE	—	_	_	—	_			
AN48	OA1NB	_	—	_	—	_			
AN49	OA1PA	C2INC	—	DAC1	_	—			

TABLE 25-1: SHARED ANALOG PINS	TABLE 25-1:	SHARED ANALOG PINS
--------------------------------	-------------	--------------------

Legend: Shaded cells are analog outputs.

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
BUFEN		BUFSIDL	BUFSLP	_		_	_				
bit 15							bit				
U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
	BUFSTBY		_			BUFREF1 ⁽¹⁾	BUFREF0 ⁽¹				
bit 7							bit				
Logondi											
Legend: R = Reada	blo bit	W = Writable	hit	U = Unimplen	optod bit rog	nd as '0'					
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn					
	alFOR				areu	X – DILIS UIKI	OWI				
bit 15	BUFFN: Fnal	ble Buffer VREF	Source bit								
		ble Buller Viter									
	U 1	and buffer are									
bit 14	Unimplemen	ted: Read as '	כ'								
bit 13	BUFSIDL: Bu	uffer Stop in Idle	e bit								
		disabled in Idle									
		orks normally in									
bit 12		ffer Sleep Enab									
		disabled in Sle orks normally in									
bit 11-7		ted: Read as '	-								
bit 6	-	uffer Standby E									
		-			wn or weak	drive strength: a	allows quicke				
		1 = Buffer in Low-Power Standby mode (output unknown or weak drive strength; allows quicke start-up than clearing BUFEN)									
		tput works nor									
bit 5-2	Unimplemen	ted: Read as '	כ'								
bit 1-0	BUFREF<1:0	>: Internal Volt	age Reference	e Select bits ⁽¹⁾							
		nce output set a									
		nce output set a									
		nce output set a nce output set a									
Note 1:	The BGBUF cann				. Therefore, E	BUFREF<1:0> bi	ts settings				
	higher than the ap	pplied AVDD lev	ei are conside	rea invalia.							

REGISTER 25-1: BUFCON0: INTERNAL VOLTAGE REFERENCE CONTROL REGISTER

REGISTER 25-2: BUFCONx: BAND GAP BUFFERS 1 AND 2 CONTROL REGISTERS

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
BUFEN	—	BUFSIDL	BUFSLP	_	—	—	_				
bit 15							bit 8				
R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
BUFOE	BUFSTBY — — — — BUFREF1 BUFR										
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl		x = Bit is unkr	nown				
bit 15	BUFEN: Enal	ble Buffer VREF	Source bit								
		1 = Band gap and buffer are enabled									
	• •	o and buffer are									
bit 14	-	Unimplemented: Read as '0'									
bit 13	BUFSIDL: Buffer Stop in Idle bit										
	 1 = Buffer is disabled in Idle mode 0 = Buffer works normally in Idle mode 										
h:+ 40		-									
bit 12		ffer Sleep Enab									
		orks normally in									
bit 11-8		ted: Read as '									
bit 7	BUFOE: Buff	er Output Enab	le bit								
	1 = Buffer voltage is output to the corresponding pin										
	0 = Buffer voltage is not output to the pin										
bit 6	BUFSTBY: Buffer Standby Enable bit										
	1 = Buffer in Low-Power Standby mode (output unknown or weak drive strength; allows quicke										
	start-up than clearing BUFEN) 0 = Buffer output works normally										
bit 5-2		ted: Read as '	•								
bit 1-0	-	>: Internal Volt		Solact hits							
bit 1-0		nce output set a	•								
		ice output set a									
	01 = Referer	nce output set a	it 2.048V								
	00 = Referer	nce output set a	it 1.2V								

NOTES:

26.0 12-BIT HIGH-SPEED, PIPELINE A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Pipeline A/D Converter, refer to the *"PIC24F Family Reference Manual"*, **"12-Bit, High-Speed Pipeline A/D Converter"** (DS30686).

The 12-Bit Pipeline A/D Converter has the following key features:

- · Conversion Speeds of up to 10 Msps
- Up to 50 Analog Single-Ended Input Channels or up to 15 Unique Differential Input Channel Pairs
- 12-Bit Conversion Resolution
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Automated Threshold Scan and Compare
 Operation to Pre-Evaluate Conversion Results
- Extended Automated and Fully Programmable Sampling Sequences from up to Four Different Lists
- Conversion Result Accumulation
- Selectable Conversion Trigger Source
- Internal 32-Word, Configurable Conversion Result
 Buffer
- Eight Options for Results Alignment
- Configurable Interrupt Generation
- · Operation During CPU Sleep and Idle modes

The A/D Converter module is a pipelined 12-bit A/D Converter, capable of sampling up to once per A/D clock cycle. Its operation is enhanced with a wide range of automatic sampling options, tighter integration with other analog modules, result accumulation across many samples and a configurable results buffer.

A simplified block diagram for the module is shown in Figure 26-1.

26.1 Basic Operation

To perform a standard A/D conversion:

- 1. Configure the module:
 - a) Configure port pins as analog inputs by setting the appropriate bits in the ANSx registers (see Section 11.2 "Configuring Analog Port Pins (ANSx)" for more information).
 - b) Configure "global" ADCON1, ADCON2 and ADCON3 control settings, but do not set the ADON bit until all global settings are configured:
 - Configure A/D clock source/rate
 - Select A/D reference sources
 - · Configure data formatting
 - · Configure other settings
 - c) Enable the A/D module by setting the ADON bit (ADCON1<15>).
 - Wait until the ADREADY bit (ADSTATH<1>) becomes set, indicating the module is finished with internal calibration and initialization.
 - e) Configure Sample List 0 settings, controlled by the ADL0CONH and ADL0CONL registers, but do not enable the sample list yet (SLEN):
 - Select the desired sample list interrupt generation settings
 - Select a Data Write mode (ex: write all results to buffer)
 - Configure analog sampling time (SAMC<4:0>)
 - Select a trigger source
 - Specify how many entries are in the sample list (SLSIZE<4:0>)
 - Configure other Sample List 0 specific settings
 - f) Initialize the ADTBL0 register (and higher if SLSIZEx > 0) to select the analog channel(s) to be included in Sample List 0.
 - g) Configure and enable A/D interrupts (if desired):
 - · Clear the AD1IF and SL0IF bits
 - Select an interrupt priority
 - Enable AD1IE
 - h) Enable Sample List 0 by setting the SLEN bit (in ADL0CONL<15>).
 - i) Generate a trigger event for Sample List 0 (as configured in Step e).
 - Wait for the SL0IF or top level AD1IF interrupt flag to assert, indicating that the A/D result(s) are now ready.
 - Read the respective result(s) from the appropriate ADRESn register(s) (as configured based on the BUFORG setting).

26.2 Registers

The Pipeline A/D Converter uses a total of 116 registers. Of these, 75 registers control the module's operations; the remainder are data and result buffers.

Five "global" registers control overall module operation and provide module status:


- ADCON1 through ADCON3 (Register 26-1 through Register 26-3)
- ADSTATH and ADSTATL (Register 26-4 and Register 26-5)

Twelve registers control accumulator and threshold detect operations:

- ACCONH and ACCONL (Register 26-11 and Register 26-12)
- ADCHITH and ADCHITL (Register 26-13 and Register 26-14)
- ADTHnH and ADTHnL (0 through 3) (prototypes, Register 26-15 and Register 26-16)

Sixty-four registers control sample list selection, configuration and execution:

- ADLnCONH and ADLnCONL (0 through 3) (prototypes, Register 26-6 and Register 26-7)
- ADLnSTAT (0 through 3) (prototype, Register 26-8)
- ADLnPTR (0 through 3) (prototype, Register 26-9)
- ADLTLBn (0 through 31) (prototype, Register 26-10)
- ADLnMSEL0 through ADLnMSEL3 (0 through 3) (prototypes, Register 26-17 through Register 26-20)



/W-0 R/	W-0 R/W-0								
RM2 FO	RM1 FORM0								
	bit 8								
J-0 U	J-0 R/W-0								
	– PWRLVL								
	bit 0								
bit, read as '0'									
x = Bit	t is unknown								
ADSIDL: A/D Stop in Idle Control bit 1 = Halts when CPU is in Idle mode									
0 = Continues to operate in CPU Idle mode									
ADSLP: A/D Suspend in Sleep Control bit 1 = Continues operation in Sleep mode									
0101 = Signed Integer (ssss sddd dddd dddd)									
0100 = Integer (0000 dddd dddd dddd) 0011 = Signed Fractional (sddd dddd dddd 0000)									
0010 = Fractional (dddd dddd dddd 0000)									
0001 = Signed Integer (sss sddd dddd dddd) 0000 = Integer, Raw Data (0000 dddd dddd dddd)									
PUMPEN: Analog Channel Switch Charge Pump Enable bit									
 1 = Charge pump for switches is enabled, reducing switch impedance⁽¹⁾ 0 = Charge pump for switches is disabled 									
ADCAL: A/D Internal Analog Calibration bit ⁽²⁾ 1 = Initiates internal analog calibration									
e allowed re allowed									
	by hardware.								
	tion is complete when								
n n	e allowed <2.5V. atically cleared								

REGISTER 26-1: ADCON1: A/D CONTROL REGISTER 1

ADSTATH < 1 > = 1.

R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-1	R/W-1			
PVCFG1	PVCFG0		NVCFG0	_	BUFORG	r	r			
bit 15	•						bit 8			
R/W-0		11.0		11.0			R/W-0			
r. r										
bit 7	r			—		REFFOMF()	r bit 0			
Legend:		r = Reserved	bit							
R = Reada	ble bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn			
	10 = BGBUF ⁻ 01 = External 00 = AvDD	1 Internal Refe VREF+	rence ⁽²⁾							
bit 13	Unimplemen	ted: Read as '	0'							
bit 12	NVCFG0: Co 1 = External 0 = Avss	•	e Reference Co	onfiguration for	ADREF- bit					
bit 11	Unimplemen	ted: Read as '	0'							
bit 10	BUFORG: AD	ORG: ADRES Result Buffer Organization Control bit								
	1 = Result buffer is organized as an indexed buffer; ADTBLn conversion result is stored in ADRES									
	0 = Result bu				ke buffer; resu	Its get stored in th	he sequential			
bit 9-8	Reserved: Al	ways write '11	' to these bits f	or normal A/D o	operation					
bit 7-6	Reserved: Al	ways write '00	' to these bits f	or normal A/D o	operation					
bit 5-2	Unimplemen	ted: Read as '	0'							
bit 1			Charge Pump							
		e charge pump e charge pump		ptimize internal o	operation with s	mall references <	(0.65 * AVDD)			
bit 0	Reserved: Al	ways write '0'	to this bit for no	ormal A/D opera	ation					
	Never set the REI (0.65 * AVDD).	PUMP bit unle	ess the magnitu	ude of the A/D r	reference (ex: /	AVREF+ – AVREF-) is less than			
	In order to use the BGBUF1 internal reference for the A/D, firmware must also configure and enable the									

REGISTER 26-2: ADCON2: A/D CONTROL REGISTER 2

2: In order to use the BGBUF1 internal reference for the A/D, firmware must also configure and enable the buffer through the BUFCON1.

REGISTER 26-3: ADCON3: A/D CONTROL REGISTER 3

R/W-0	U-0	U-0	U-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC			
ADRC ⁽¹⁾				SLEN3	SLEN2	SLEN1	SLEN0			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADCS7 ⁽²⁾	ADCS6 ⁽²⁾	ADCS5 ⁽²⁾	ADCS4 ⁽²⁾	ADCS3 ⁽²⁾	ADCS2 ⁽²⁾	ADCS1 ⁽²⁾	ADCS0 ⁽²⁾			
bit 7							bit (
Levendi			antad bit raa							
Legend:		•	nented bit, read		<u>.</u>					
R = Readabl		W = Writable			re Clearable bi	•				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	own			
bit 15	ADRC: A/D C	Conversion Clo	ck Source (Tsr	c) bit (1)						
		on clock derive	•	,						
				clock (TSRC =	Tsys)					
bit 14-12	Unimplemen	ted: Read as '	כי							
bit 11	SLEN3: A/D S	Sample List 3 E	Enable bit							
	1 = Sampling for this list is enabled; triggers defined by ADL3CONL<12:8> are processed									
	0 = Sampling for this list is disabled									
bit 10	SLEN2: A/D S	Sample List 2 E	Enable bit							
) for this list is e) for this list is c		rs defined by A	DL2CONL<12:	8> are process	ed			
bit 9	SLEN1: A/D S	Sample List 1 E	Enable bit							
) for this list is e) for this list is c		rs defined by A	DL1CONL<12:	8> are process	ed			
bit 8	SLEN0: A/D S	Sample List 0 E	Enable bit							
) for this list is e) for this list is c		rs defined by A	DL0CONL<12:	8> are process	ed			
bit 7-0	ADCS<7:0>:	A/D Conversio	n Clock Presca	aler bits ⁽²⁾						
	Tad = Tsrc ⋅ (2	$Fad = Tsrc \cdot (2 \cdot ADCS < 7:0>)$								
	Except When ADCS<7:0> = 00h:									
	TAD = TSRC									
	Otherwise:									
		nd higher = Res	served							
	00100000 = 3 00011111 = 3									
	•••									
	00000010 =	4 · Tsrc								

- **Note 1:** This bit must be set for Sleep operation.
 - 2: Final A/D clock frequency (1/TAD) must be at or between 1 MHz and 10 MHz.

REGISTER 26-4: ADSTATH: A/D STATUS HIGH REGISTER

U-0
—
bit 8
R-0
BUSY
bit 0

REGISTER 26-5: ADSTATL: A/D STATUS LOW REGISTER U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 SLOV _ _ bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SL3IF(1) SL2IF⁽¹⁾ SL1IF⁽¹⁾ SLOIF(1) ACCIF r bit 7 bit 0 Legend: r = Reserved bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as '0' bit 8 SLOV: A/D Sample List Error Event bit 1 = A buffer overflow has occurred and data has been lost 0 = No buffer overflow has occurred bit 7-6 Unimplemented: Read as '0' bit 5 Reserved: Maintain as '0' for normal A/D interrupt operation bit 4 ACCIF: Accumulator Counter Interrupt Event bit 1 = Accumulator counter has counted down to zero 0 = Accumulator counter has not reached zero SL3IF: A/D Sample List 3 Interrupt Event bit⁽¹⁾ bit 3 1 = An interrupt event (defined by ADL3CONH<14:13>) has occurred in Sample List 3 0 = An interrupt event has not occurred SL2IF: A/D Sample List 2 Interrupt Event bit⁽¹⁾ bit 2 1 = An interrupt event (defined by ADL2CONH<14:13>) has occurred in Sample List 2 0 = An interrupt event has not occurred bit 1 SL1IF: A/D Sample List 1 Interrupt Event bit⁽¹⁾ 1 = An interrupt event (defined by ADL1CONH<14:13>) has occurred in Sample List 1 0 = An interrupt event has not occurred SLOIF: A/D Sample List 0 Interrupt Event bit⁽¹⁾ bit 0 1 = An interrupt event (defined by ADL0CONH<14:13>) has occurred in Sample List 0 0 = An interrupt event has not occurred

Note 1: These bits mirror the ADLIF flag bits for the corresponding ADLnSTAT registers. Changes in the ADLIF bit are simultaneously reflected in the SLxIF bits.

REGISTER 26-6: ADLnCONH: A/D SAMPLE LIST n CONTROL HIGH REGISTER (n = 0 to 3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ASEN	SLINT1	SLINT0	WM1	WM0	CM2	CM1	CM0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMEN	r	MULCHEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 ASEN: A/D Auto-Scan Enable bit

1 = Auto-Scan: Sample and convert all associated inputs sequentially on every trigger event

0 = Sequential Scan: Sample and convert the next associated input on trigger event

bit 14-13 SLINT<1:0>: Interrupt Trigger Control bits

When ASEN = 1:

- 11 = Interrupt after auto-scan completion only if a match occurred
- 10 = Interrupt after every match
- 01 = Interrupt after auto-scan completion
- 00 = No Interrupt
- When ASEN = <u>0</u>:
- 11 = Reserved
- 10 = Interrupt after all entries in a sample list have been converted (SLSIZE<4:0> + 1 samples)
- 01 = Interrupt after every sample
- 00 = No interrupt

bit 12-11 WM<1:0>: Internal Buffer Write Mode bits

- 11 = Reserved
- 10 = No conversion results saved (typically for threshold compare only)
- 01 = Conversion results saved when a match occurs (typically for threshold compare only)
- 00 = All conversion results saved to the ADRESn register associated with the conversion

bit 10-8 CM<2:0>: Threshold Compare Match bits

- 111 = Reserved
 - 110 = Reserved
 - 101 = Reserved
 - 100 = Outside Window Match: A/D Result < Low Threshold Value or A/D Result > Threshold High Value
 - 011 = Inside Window Match: Low Threshold Value < A/D Result < Threshold High Value
 - 010 = Greater Than Match: A/D Result > Threshold Value.
 - 001 = Less Than Match: A/D Result < Threshold Value
- 000 = Matching is disabled

bit 7 CTMEN: A/D CTMU Current Source Enable bit

- 1 = CTMU is enabled during sampling and used as a current source driving the selected analog input
- 0 = CTMU is not used as a current source driving selected analog input
- bit 6 Reserved: Maintain as '0' for normal operation

bit 5 MULCHEN: Multiple Channel Enable bit

- 1 = Channels 15 to *n* are connected in parallel and scanned together
 - 0 = Channels 15 to n in the scan list are sampled one at a time, as defined by the ASEN bit

REGISTER 26-6: ADLnCONH: A/D SAMPLE LIST n CONTROL HIGH REGISTER (n = 0 to 3) (CONTINUED)

bit 4-0 **SAMC<4:0>:** Sample/Hold Capacitor Charge Time (Acquisition Time) bits 11111 = 31 TAD 11110 = 30 TAD ... 00001 = 1 TAD 00000 = 0.5 TAD

REGISTER 26-7: ADLnCONL: A/D SAMPLE LIST n CONTROL LOW REGISTER (n = 0 to 3)R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SAMP⁽¹⁾ SLEN SLENCLR SLTSRC4 SLTSRC3 SLTSRC2 SLTSRC1 SLTSRC0 bit 15 bit 8 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 THSRC SLSIZE4 SLSIZE3 SLSIZE2 SLSIZE1 SLSIZE0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 SLEN: A/D Trigger Control Enable bit 1 = Enabled: Selected trigger causes sampling of associated analog inputs 0 = Disabled: Selected trigger does NOT cause sampling of associated analog inputs SAMP: A/D Manual Conversion Trigger bit⁽¹⁾ bit 14 1 = Prepares to generate a trigger event (no generation yet) 0 = See SLTSRC<4:0> = 00000, 00001 and 00010 descriptions bit 13 SLENCLR: A/D Trigger Clear bit 1 = ADTEN is cleared by hardware after a trigger is generated by this sample list 0 = ADTEN is only cleared by software bit 12-8 SLTSRC<4:0>: Trigger Source Select bits Unimplemented, do not use 10001 10000 = Timer1 A/D Trigger 01111 = Comparator 3 01110 = Comparator 2 01101 = Comparator 1 01100 = Input Capture 4 01011 = Input Capture 1 01010 = Output Compare 3 01001 = Output Compare 2 01000 = Output Compare 1 00111 = Internal Periodic Trigger Event; interval defined by the ADTMRPR register 00110 = CTMU 00101 = Timer2 00100 = Timer1 Sync 00011 = INTO 00010 = Manual Trigger Event: Triggers are generated on every A/D clock when SAMP = 0 00001 = Manual Trigger Event: Triggers are generated on every A/D clock when SAMP = 0 and ACCONH<7> = 1 00000 = Manual Trigger Event: A single trigger is generated when SAMP is manually cleared in firmware, creating a 1 to 0 transition bit 7 THSRC: Threshold List Select bit 1 = Source used for threshold compare is the Sample List Threshold register 0 = Source used for threshold compare is the Buffer register bit 6-5 Unimplemented: Read as '0'

Note 1: Applicable only with Manual Trigger modes (SLTSRC<4:0> = 00010, 00001 or 00000).

REGISTER 26-7: ADLnCONL: A/D SAMPLE LIST n CONTROL LOW REGISTER (n = 0 to 3) (CONTINUED)

bit 4-0 SLSIZE<4:0>: Sample List Size Select bits Number of ADTBLn Registers (+ 1) Associated with this Sample List: 11111 = 32 ADTBLn registers associated with this sample list 11110 = 31 ADTBLn registers associated with this sample list ... 00010 = 3 ADTBLn registers associated with this sample list 00001 = 2 ADTBLn registers associated with this sample list 00000 = 1 ADTBLn register associated with this sample list

Note 1: Applicable only with Manual Trigger modes (SLTSRC<4:0> = 00010, 00001 or 00000).

							11.0
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ADTACT	LBUSY	—	—	_	—	—	
bit 15							bit 8
R-0	U-0	R/W-0, HS	U-0	U-0	U-0	U-0	U-0
ADTDLY	_	ADLIF ⁽¹⁾		_	_	_	_
bit 7							bit 0
Legend:		U = Unimplem	ented bit, read	d as '0'			
R = Readable	e bit	W = Writable b	bit	HS = Hardwar	e Settable bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15 bit 14	1 = A trigger 0 = A trigger LBUSY: Trigg 1 = The A/D 0 = The A/D	Trigger Event is asserted event is asserted event is not asserted event is not asserted for Control Busy is converting a sis not busy with	ed serted / bit sample entry a this trigger	associated with	this list's trigge	er	
bit 13-8	•	ted: Read as '0					
bit 7	1 = This trigg) Trigger Delaye jer was delayed jer was not dela	by a higher p		r		
bit 6	Unimplemen	ted: Read as '0	3				
bit 5	ADLIF: A/D Sample List Interrupt Event Flag bit ⁽¹⁾						
		upt event (define upt event has o		ONH<14:13>) h	as occurred in	Sample List n	
bit 4-0	Unimplemen	ted: Read as '0	,				
	DLIF is mirrored		•	flag bit in the Al	DSTATL regist	er. Setting or cle	earing this bit

REGISTER 26-8: ADLnSTAT: A/D SAMPLE LIST n STATUS REGISTER (n = 0 to 3)

Note 1: ADLIF is mirrored by the corresponding SLxIF flag bit in the ADSTATL register. Setting or clearing the simultaneously changes the SLxIF.

REGISTER 26-9: ADLnPTR: A/D SAMPLE LIST n POINTER REGISTER (n = 0 to 3)

U-0	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0	R/W-0	R/W-0
—	ADNEXT6	ADNEXT5	ADNEXT4	ADNEXT3	ADNEXT2	ADNEXT1	ADNEXT0
bit 15	•						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	_
bit 7							bit 0

Legend:	U = Unimplemented bit, rea	id as '0'	
R = Readable bit	W = Writable bit	HSC = Hardware Settable/0	Clearable bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-8 **ADNEXT<6:0>:** Pointer to Next Entry on Sample List to be Converted bits This value is added to the start of the sample list to determine the ADTBLn register to be used for the next trigger event.

bit 7-0 Unimplemented: Read as '0'

REGISTER 26-10: ADTBLn: A/D SAMPLE TABLE ENTRY n REGISTER (n = 0 to 31)

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
UCTMU	DIFF	—	—	—	—	_	_
bit 15							bit 8

U-0	R/W-0						
—	ADCH6	ADCH5	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0
bit 7							bit 0

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' $n = Value et POP(1' = Ritic ext'0' = Ritic elegand$	Legend:				
$n = V_{\text{obs}}$ at POP (1) = Dit is get (0) = Dit is glassed $y = \text{Dit is unknown}$	R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-11 = Value at POR $1 = Bit is set 0 = Bit is cleared x = Bit is unknown$	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	UCTMU: Enable CTMU During Entry Conversion bit
	 1 = CTMU is enabled during channel conversion for this entry 0 = CTMU is disabled during channel conversion for this entry
bit 14	DIFF: Differential Inputs Select bit
	 1 = Analog inputs are sampled as differential pairs for this entry 0 = Analog inputs are sampled as single-ended for this entry
bit 13-7	Unimplemented: Read as '0'
bit 6-0	ADCH<6:0>: A/D Channel Entry Select bits

See Table 26-1 for a complete description.

ADCH<6:0>	0	Ended = = 0)	Differ (DIFF	ential ⁼ = 1)	ADCH<6:0>	-	Ended = = 0)	Differ (DIFF	ential = 1)
	Ain+ ⁽¹⁾	Ain-	Ain+ ⁽¹⁾	Ain- ⁽¹⁾		Ain+ ⁽¹⁾	Ain-	Ain+ ⁽¹⁾	Ain-
1111111 (2)	VREF-	VREF-	VREF-	VREF-	0100001	AN33	VREF-	AN33	AN14
1111110 (3)	VREF-	VREF+	VREF-	VREF+	0100000	AN32	VREF-	AN32	AN14
1111101 (4)	VREF+	VREF-	VREF+	VREF-	0011111	AN31	VREF-	AN31	AN14
1111100 (2)	VREF+	VREF+	VREF+	VREF+	0011110	AN30	VREF-	AN30	AN14
1110111	CTMU	(Time)	CTMU	(Time)	0011101	AN29	VREF-	AN29	AN14
1110110					0011100	AN28	VREF-	AN28	AN14
		Unimple	emented		0011011	AN27	VREF-	AN27	AN14
0111101					0011010	AN26	VREF-	AN26	AN14
0111100		Res	erved		0011001	AN25	VREF-	AN25	AN14
0111011	OPA2	VREF-	OPA2	VREF-	0011000	AN24	VREF-	AN24	AN14
0111010	OPA1	VREF-	OPA1	VREF-	0010111	AN23	VREF-	AN23	AN1
0111001		Reserved			0010110	AN22	VREF-	AN22	AN1
0111000	VBG/2	VREF-	VBG/2	VREF-	0010101	AN21	VREF-	AN21	AN1
0110111	VBAT/2	VREF-	VBAT/2	VREF-	0010100	AN20	VREF-	AN20	AN1
0110110	AVDD	VREF-	AVdd	VREF-	0010011	AN19	VREF-	AN19	AN1
0110101	AVss	VREF-	AVss	VREF-	0010010	AN18	VREF-	AN18	AN1
0110100	BGBUF0	VREF-	BGBUF0	VREF-	0010001	AN17	VREF-	AN17	AN1
0110011		Unimple	emented		0010000	AN16	VREF-	AN16	AN1
0110010	CTMU	(Temp)	CTMU	(Temp)	0001111	AN15	VREF-	AN15	AN1
0110001	AN49	VREF-	AN49	AN14	0001110	AN14	VREF-	AN15	AN1
0110000	AN48	VREF-	AN48	AN14	0001101	AN13	VREF-	AN13	AN1
0101111	AN47	VREF-	AN47	AN14	0001100	AN12	VREF-	AN13	AN1
0101110	AN46	VREF-	AN46	AN14	0001011	AN11	VREF-	AN11	AN1
0101101	AN45	VREF-	AN45	AN14	0001010	AN10	VREF-	AN11	AN1
0101100	AN44	VREF-	AN44	AN14	0001001	AN9	VREF-	AN9	AN8
0101011	AN43	VREF-	AN43	AN14	0001000	AN8	VREF-	AN9	AN8
0101010	AN42	VREF-	AN42	AN14	0000111	AN7	VREF-	AN7	ANG
0101001	AN41	VREF-	AN41	AN14	0000110	AN6	VREF-	AN7	ANG
0101000	AN40	VREF-	AN40	AN14	0000101	AN5	VREF-	AN5	AN4
0100111	AN39	VREF-	AN39	AN14	0000100	AN4	VREF-	AN5	AN4
0100110	AN38	VREF-	AN38	AN14	0000011	AN3	VREF-	AN3	AN2
0100101	AN37	VREF-	AN37	AN14	0000010	AN2	VREF-	AN3	AN2
0100100	AN36	VREF-	AN36	AN14	0000001	AN1	VREF-	AN1	ANC
0100011	AN35	VREF-	AN35	AN14	0000000	AN0	VREF-	AN1	ANC
0100010	AN34	VREF-	AN34	AN14				•	

TABLE 26-1:	CHANNEL ENTRY SELECT VALUES FOR ADCH<6:0>
-------------	---

Note 1: Not all external analog channels are available on all devices. See Table 1-3 for more information. For 64-pin devices, do not use values of ADCH<6:0> associated with unimplemented channels.

2: Single-ended conversion returns 000h + offset; differential conversions return 8000h + offset.

3: Single-ended conversion returns 000h; differential conversion returns 000h + offset and gain error.

4: Single-ended conversion returns FFFh + offset and gain error; differential conversion returns FFFh + offset and gain error.

REGISTER 26-11: ACCONH: A/D ACCUMULATOR CONTROL HIGH REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	—	—		
bit 15	bit 15						bit 8		
R/W-0, HC	R/W-0	U-0	U-0 U-0		U-0	U-0	U-0		
ACEN ⁽¹⁾	ACIE	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>			
bit 7							bit 0		
Legend: HC = Hardy			re Clearable bi	t					
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-8	Unimplemen	ted: Read as '0)'						
bit 7	ACEN: Accur	nulator Enable	bit ⁽¹⁾						
		ation is enabled ntents of ACRE		onvert the curre	ent sample list e	entry on trigger	event and add		
		mulation proce bits decremen		ted or is comple	ete (cleared in l	hardware wher	accumulation		
bit 6	ACIE: Accum	ulator Interrupt	Enable bit						
		 1 = An interrupt event is generated when the accumulator decrements to zero 0 = Accumulator interrupt events are disabled 							
bit 5-0	Unimplemen	ted: Read as 'o)'						

Note 1: To avoid unexpected or erroneous results, do not write to ACCONH or ACCONL while ACEN is set.

REGISTER 26-12: ACCONL: A/D ACCUMULATOR CONTROL LOW REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TBLSEL5	TBLSEL4	TBLSEL3	TBLSEL2	TBLSEL1	TBLSEL0
bit 15							bit 8

| R/W-0, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| COUNT7 | COUNT6 | COUNT5 | COUNT4 | COUNT3 | COUNT2 | COUNT1 | COUNT0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **TBLSEL<5:0>:** Pointer to ADTBLn Used to Select ANxx Channel to be Accumulated bits The ANxx channel is designated by the ADTBLn register (where n = TBLSEL<5:0> value).

bit 7-0 COUNT<7:0>: Accumulations to be Completed Counter bits

Decrements on each accumulated sample. Before starting the accumulation process, preload this COUNTx bits field with the number of samples to accumulate (ex: To get a 9 sample sum, load COUNT with 9). Starting with a COUNT value of 0 will result in 256 samples being accumulated.

REGISTER 26-13:	ADCHITH: A/D MATCH HIT HIGH REGISTER
-----------------	--------------------------------------

| R/W-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| CHH31 | CHH30 | CHH29 | CHH28 | CHH27 | CHH26 | CHH25 | CHH24 |
| bit 15 | | | | | | | bit 8 |

| R/W-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| CHH23 | CHH22 | CHH21 | CHH20 | CHH19 | CHH18 | CHH17 | CHH16 |
| bit 7 | | | | | | | bit 0 |

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHH<31:16>: A/D Conversion Match Hit bits

1 = A threshold compare match has occurred on the corresponding sample list entry

0 = No match has occurred

REGISTER 26-14: ADCHITL: A/D MATCH HIT LOW REGISTER

| R/W-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| CHH15 | CHH14 | CHH13 | CHH12 | CHH11 | CHH10 | CHH9 | CHH8 |
| bit 15 | | | | | | | bit 8 |

| R/W-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| CHH7 | CHH6 | CHH5 | CHH4 | CHH3 | CHH2 | CHH1 | CHH0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHH<15:0>: A/D Conversion Match Hit bits

1 = A threshold compare match has occurred on the corresponding sample list entry

0 = No match has occurred

REGISTER 26-15: ADTHnH: A/D SAMPLE TABLE n THRESHOLD VALUE HIGH REGISTER

(n :	= 0	to	3)
------	-----	----	----

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8
bit 15		•		•	•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0
bit 7		•			•		bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **TH<15:0>:** High Threshold Value for Windowed Compare Operations bits (Sample Table n) The value in 12-bit unsigned integer format only.

REGISTER 26-16: ADTHnL: A/D SAMPLE TABLE n THRESHOLD VALUE LOW REGISTER (n = 0 to 3)

Legend: R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	1 as '0'	
Logondu							
bit 7							bit 0
TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
-	1114	ТПІЗ	1012	1011	ТПІО	119	-
TH15	TH14	TH13	TH12	TH11	TH10	TH9	TH8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0 **TH<15:0>:** Low Threshold Value for Windowed Compare Operations bits (Sample Table n) Also serves as the comparison value for non-windowed threshold compare operations. The value in 12-bit unsigned integer format only.

REGISTER 26-17: ADLnMSEL3: A/D SAMPLE LIST n MULTI-CHANNEL SELECT REGISTER 3 (n = 0 to 3)

	-	-					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_		_	_	_	_	MSEL49	MSEL48

Legend:

bit 7

R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1-0 MSEL<49:48>: A/D Channel Select bits

1 = Corresponding channel participates in multi-channel operations for Sample List n

0 = Channel does not participate in multi-channel operations

REGISTER 26-18: ADLnMSEL2: A/D SAMPLE LIST n MULTI-CHANNEL SELECT REGISTER 2 (n = 0 to 3)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MSEL47 | MSEL46 | MSEL45 | MSEL44 | MSEL43 | MSEL42 | MSEL41 | MSEL40 |
| bit 15 | | | • | | | | bit 8 |
| | | | | | | | |
| R/W-0 |

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MSEL39 | MSEL38 | MSEL37 | MSEL36 | MSEL35 | MSEL34 | MSEL33 | MSEL32 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 MSEL<47:32>: A/D Channel Select bits

1 = Corresponding channel participates in multi-channel operations for Sample List n

0 = Channel does not participate in multi-channel operations

bit 0

REGISTER 26-19: ADLnMSEL1: A/D SAMPLE LIST n MULTI-CHANNEL SELECT REGISTER 1

(n = 0 to 3)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MSEL31 | MSEL30 | MSEL29 | MSEL28 | MSEL27 | MSEL26 | MSEL25 | MSEL24 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MSEL23 | MSEL22 | MSEL21 | MSEL20 | MSEL19 | MSEL18 | MSEL17 | MSEL16 |
| bit 7 | | | | | | | bit 0 |

Legend:

0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 MSEL<31:16>: A/D Channel Select bits

1 = Corresponding channel participates in multi-channel operations for Sample List n

0 = Channel does not participate in multi-channel operations

REGISTER 26-20: ADLnMSEL0: A/D SAMPLE LIST n MULTI-CHANNEL SELECT REGISTER 0 (n = 0 to 3)

R/W-0	U-0						
MSEL15	—	—	—	—	—	—	—
bit 15							bit 8


U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0


Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 MSEL15: A/D Channel Select bits

1 = Corresponding channel participates in multi-channel operations for Sample List n
 0 = Channel does not participate in multi-channel operations

bit 14-0 Unimplemented: Read as '0'





27.0 16-BIT SIGMA-DELTA ANALOG-TO-DIGITAL (A/D) CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "16-Bit Sigma-Delta A/D Converter" (DS30687). The information in this data sheet supersedes the information in the FRM.

The Sigma-Delta A/D Converter employs sigma-delta modulation techniques to convert analog signals to a digital equivalent. This method achieves exceptional resolution and output code stability, which can significantly exceed that of conventional 10-bit or 12-bit SAR-based A/Ds. A block diagram of the 16-bit Sigma-Delta A/D is shown in Figure 27-1.

Key features include:

- · Adjustable sampling rates
- Configurable A/D data rates between 976 samples per second (highest quality) and 62.5 ksps (highest speed)
- · Two differential input channels
- · Programmable gain amplifier input
- · User-selectable clock sources
- User-selectable oversampling, dithering and data rounding
- · Self-measurement of internal offset and gain error
- · Operation in Idle and Sleep modes
- Independent module Reset option




FIGURE 27-1: SIGMA-DELTA A/D CONVERTER BLOCK DIAGRAM

27.1 Important Differences Compared to Conventional A/Ds

In principle, the Sigma-Delta A/D Converter does what most other A/Ds do: it samples an analog input voltage and generates a digital output code representing the analog voltage. There are, however, a number of differences when comparing a Sigma-Delta Converter to conventional A/D Converters, such as the Successive Approximation Register (SAR) design that is popular on many of today's microcontrollers.

The most important differences that are noticeable at the application level include:

- · Readily achieved resolution/quality of result
- Analog channel sampling methodology
- Uncorrected offset error
- Uncorrected gain error

27.1.1 RESULT QUALITY AND OVERSAMPLING

In a typical application, involving switching digital circuitry, oscillators, clocks and other noise sources common in a microcontroller-based circuit, it is often difficult to reduce the high-frequency noise floor below some arbitrary value. For A/Ds, which perform instantaneous "snapshot" based sampling (e.g., charging a Sample-and-Hold capacitor in a conventional SAR-based A/D), this noise floor ultimately restricts the maximum achievable stable result resolution.

To achieve higher effective stable resolution and to minimize the effects of high-frequency noise, the Sigma-Delta A/D Converter implements inherent oversampling in the design. This oversampling has an effect similar to low-pass filtering the analog signal and voltage references to the A/D. Therefore, when the converter generates a result, the output code represents the average voltage of the signal or reference being measured over a specific time window, rather than an instantaneous snapshot in time (like that of the SAR-based A/D). This sampling method enables the Sigma-Delta A/D Converter to generate stable results at significantly higher resolution than is typically achievable with conventional A/D designs. The design of this Sigma-Delta A/D Converter allows user-configurable Oversampling Ratios (OSRs), between 16 and 1024. The lowest settings provide the fastest results, but they sacrifice result code accuracy. The highest OSR settings provide the best quality and most stable results, but generate results at a much slower rate.

27.1.2 UNCORRECTED OFFSET ERROR

When uncorrected, the Sigma-Delta A/D Converter typically has more LSBs worth of offset error than conventional SAR-based A/Ds. This is partly due to the high resolution and small size of each LSB. Additionally, internal or external input circuitry, such as the internal input gain stage, can also introduce some offset error.

Fortunately, the Sigma-Delta A/D Converter implements a feature that allows it to measure its own internal offset error. This feature is controlled by the VOSCAL bit (SD1CON1<4>). Once the application firmware has measured the internal offset error, the digital output code can be saved in the firmware, and subsequently subtracted from all future A/D measurements on the regular input channel(s). This procedure significantly improves the absolute accuracy of the A/D and is recommended for most applications.

27.1.3 UNCORRECTED GAIN ERROR

When uncorrected, Sigma-Delta A/D Converters typically exhibit high gain error compared to other A/D designs. To obtain high absolute accuracy from the Sigma-Delta A/D Converter, it is necessary to compensate for both offset error and gain error. Gain error can be corrected by first removing the offset error, then multiplying the resulting code with a suitable gain error correction factor.

One of the input channel settings, selectable in the SD1CON3 register, allows the A/D to measure its own references. When a measurement (with a gain of 1) is performed on this channel, the result code can be corrected for offset error (using the method described in **Section 27.1.2 "Uncorrected Offset Error**") and then used to calculate the gain error correction factor. Once the gain error correction factor is known, it can be saved and stored in the firmware, so that it may be used later to correct for gain error when performing measurements on the other A/D input channels.

REGISTER 27-1: SD1CON1: S/D CONTROL REGISTER 1 R/W-0 U-0 R/W-0 R/W-0 r-0 R/W-0 R/W-0 R/W-0 SDON SDSIDL SDRST r SDGAIN2 SDGAIN1 SDGAIN0 bit 15 bit 8 R/W-0 R/W-0 U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 DITHER0 **PWRLVL** DITHER1 VOSCAL SDREFN SDREFP bit 7 bit 0 Legend: r = Reserved bit R = Readable bit W = Writable bit U = Unimplemented, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 SDON: S/D Module Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0' bit 13 SDSIDL: S/D Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12 SDRST: S/D Reset bit 1 = Resets all S/D module circuitry (analog section remains in Reset as long as bit is set) 0 = Releases from Reset (Run mode) bit 11 Reserved: Maintain as '0' for proper operation bit 10-8 SDGAIN<2:0>: S/D Gain Control bits 11x = Reserved 101 = 32100 = 16 011 = 8 010 = 4 001 = 2000 = 1 bit 7-6 DITHER<1:0>: Dither Mode Select bits 11 = High dither (preferred with higher Oversampling Ratio (OSR) and positive reference well below SVDD) 10 = Medium dither (preferred for low to medium OSR and positive reference well below SVDD) 01 = Low dither (preferred when the positive reference is at or near SVDD) 00 = No dither bit 5 Unimplemented: Read as '0' bit 4 VOSCAL: Internal Offset Measurement Enable bit 1 = Converter is configured to sample its own internal offset error 0 = Converter is configured for normal operation Unimplemented: Read as '0' bit 3 bit 2 SDREFN: S/D Negative Reference Source Select bit 1 = SVREF- pin 0 = SVss pin SDREFP: S/D Positive Reference Source Select bit bit 1 1 = SVREF+ pin 0 = SVDD pin bit 0 PWRLVL: Analog Amplifier Bandwidth Select bit 1 = 2x bandwidth (higher power consumption compared to normal bandwidth) 0 = Normal bandwidth

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
CHOP1	CHOP0	SDINT1	SDINT0		—	SDWM1	SDWM0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	HS/C-0
_	RNDRES1 RNDRES0						
bit 7							bit 0
Logondi		C = Clearable	hit	HS = Hardwar	o Cottoblo bit		
Legend: R = Readabl	a hit	W = Writable					
				U = Unimplem			0.1170
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is clea	rea	x = Bit is unkn	lown
bit 13-12 bit 11-10 bit 9-8	10 = Reserve 01 = Reserve 00 = Choppin SDINT<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 00 = Interrupt	d d g is disabled S/D Interrupt E on every sam on every fifth when New Re when New Re ted: Read as 'f S/D Output Re	Event Generation ple clock sample clock sult < Old Res sult > Old Res o'	ult ult	s result qualit	у)	
	10 = SD1RES 01 = SD1RES	SH/SD1RESL i SH/SD1RESL i	s updated on e	d (used for thre every interrupt every interrupt w	-		
bit 7-5	Unimplemen	ted: Read as '	כ'				
bit 4-3	RNDRES<1:0>: Round Data Control bits 11 = Round result to 8 bits 10 = Round result to 16 bits 01 = Round result to 24 bits 00 = No Rounding						
bit 2-1		ted: Read as '	כי				
bit 0	1 = Sync filte	Filter Data Rea r delay is satisi r delay is not s	fied (clear this I	,			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SDDIV2(1)	SDDIV1 ⁽¹⁾	SDDIV0(1)	SDOSR2	SDOSR1	SDOSR0	SDCS1	SDCS0				
bit 15	022	022.110	0200.12	0200	020010	02001	bit				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
	—	—		—	SDCH2	SDCH1	SDCH0				
bit 7							bit				
Logondi											
Legend: R = Readat	le hit	W = Writable	hit	II = I Inimplem	nented bit, read	l as '0'					
-n = Value a		'1' = Bit is set	510	'0' = Bit is clea		x = Bit is unkr					
	IL POR				areu		IOWII				
bit 15-13	SDDIV-2.0>.	S/D Input Cloc	k Divider/Post	scaler Patio bit	c(1)						
511 15-15	111 = Reser		K Dividenti USL		3. /						
	110 = 64	veu									
	101 = 32										
	100 = 16										
	011 = 8										
	010 = 4										
	001 = 2										
	000 = 1 (No	divider, clock se	elected by SDC	CS<1:0> provid	ed directly to A	/D)					
bit 12-10	SDOSR<2:0>: S/D Oversampling Ratio (OSR) Selection bits										
	111 = Reserved										
	110 = 16 (fastest result, lowest quality)										
	101 = 32										
	100 = 64										
	011 = 128										
	010 = 256										
	001 = 512 000 = 1024 (slowest result, best quality)										
bit 9-8		slowest result, S/D A/D Modul	• • •	o Soloct hite							
Dit 9-0	11 = Reserve										
		Oscillator (OS									
	01 = FRC (8										
	$01 = \text{FRC} (8 \text{ MHZ})^{-7}$ $00 = \text{System clock (Fosc/2)}$										
bit 7-3	-	ted: Read as 'd)'								
bit 2-0	SDCH<2:0>:	S/D Analog Ch	annel Input Se	elect bits (positiv	ve input/negativ	ve input)					
	1xx = Reser	ved									
	011 = Measu	ires the referen	ce selected by	SDREFP/SDF	REFN (used for	gain error mea	asurements)				
		E/SVss (single-			SE)						
		CH1- (Different									
	000 = CH0+/	CH0- (Different	tial Channel 0)								
Note 1:	o avoid overcloc	king or undercl	ocking the mod	dule, set SDDI\	/<2:0> to obtai	n an A/D clock	frequencv				
(input frequency s	selected by SD	US<1:0> sourc	e, divided by s	elected SDDIV	x ratio) at or be	etween 1 M⊦				

2: 8 MHz FRC output is used directly, prior to the FRCDIV postscaler.

NOTES:

28.0 10-BIT DIGITAL-TO-ANALOG CONVERTER (DAC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "10-Bit Digital-to-Analog Converter (DAC)" (DS39615). The information in this data sheet supersedes the information in the FRM.

PIC24FJ128GC010 family devices include two 10-bit Digital-to-Analog Converters (DACs) for generating analog outputs from digital data. A simplified block diagram for a single DAC is shown in Figure 28-1. Both of the DACs are identical. The DAC generates an analog output voltage based on the digital input code, according to the formula:

VDAC = $\frac{V$ DACREF × DACxDAT}{1024}


where *V*DAC is the analog output voltage and *V*DACREF is the reference voltage selected by DACREF<1:0>.

Each DAC includes these features:

- · Precision 10-bit resistor ladder for high accuracy
- Fast settling time, supporting 1 Msps effective sampling rates
- · Buffered output voltage
- Three user-selectable voltage reference options
- Multiple conversion trigger options, plus a manual convert-on-write option
- · Left and right justified input data options
- · User-selectable Sleep and Idle mode operation

When using the DAC, it is required to set the ANSx and TRISx bits for the DACx output pin to configure it as an analog output. See Section 11.2 "Configuring Analog Port Pins (ANSx)" for more information.

FIGURE 28-1: SINGLE DAC SIMPLIFIED BLOCK DIAGRAM



REGISTER 28-1: DACxCON: DACx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0				
DACEN	_	DACSIDL	DACSLP	DACFM	—	—	DACTRIG				
bit 15							bita				
U-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	DACEN: DAC										
	 1 = Module is 0 = Module is 										
bit 14		ted: Read as '	o'								
bit 13	-		Stop in Idle Mo	de bit							
	1 = Discontinues module operation when device enters Idle mode										
	0 = Continue	s module opera	ation in Idle mo	de							
bit 12	DACSLP: DAC Enable Peripheral During Sleep bit										
	1 = DAC continues to output the most recent value of DACxDAT during Sleep mode										
	0 = DAC is powered down in Sleep mode; DACx output pin is controlled by the TRISx and LAT										
bit 11		DACFM: DAC Data Format Select bit L = Data is left justified (data stored in DACxDAT<15:5>)									
		•	a stored in DAC	,							
bit 10-9	Unimplement	ted: Read as '	כי								
bit 8	DACTRIG: D/	AC Trigger Inp	ut Enable bit								
					ACTSEL<4:0>		-1)				
h:+ 7	-				written (DAC t		-				
bit 7 bit 6 0	-				compatibility ac	loss device lar	nilles				
bit 6-2			er Source Sele								
	11x = Unimplemented 101 = S/D A/D interrupt										
		e A/D interrupt									
	011 = Timer1										
	010 = Timer2	2 interrupt									
	001 = INT1 000 = Comparator 1 trigger										
bit 1-0	DACREF<1:0>: DAC Reference Source Select bits										
			0 (2 • BGBUF0								
	10 = AVDD		,								
	01 = DVREF+				, ,, ., .						
	00 = Reference	ce not connect	ed (lowest pow	er but no DAC	tunctionality)						

Register 25-1 for details.

29.0 DUAL OPERATIONAL AMPLIFIER MODULE


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Operational Amplifier (Op Amp)"* (DS30505). Device-specific information in this data sheet supersedes the information in the *"PIC24F Family Reference Manual"*.

PIC24FJ128GC010 family devices include two operational amplifiers to complement the microcontroller's other analog features. They may be used to provide analog signal conditioning, either as stand-alone devices or in addition to other analog peripherals. They may also be configured to operate as digital comparators in addition to the triple comparator module (see **Section 30.0 "Triple Comparator Module**" for more information). The two op amps are functionally identical; the block diagram for a single amplifier is shown in Figure 29-1. Each op amp has these features:

- Configurable as either an operational amplifier or a comparator
- · Internal unity-gain buffer option
- Six input options each on the inverting and non-inverting amplifier inputs
- · Rail-to-rail input and output capabilities
- User-configurable interrupt with comparator operation, including four interrupt options
- User-selectable option for regular or low-power operation
- User-selectable operation in Idle and Sleep modes

When using the op amps, it is recommended to set the ANSx and TRISx bits of both the input and output pins to configure them as analog pins. See Section 11.2 "Configuring Analog Port Pins (ANSx)" for more information.

FIGURE 29-1: SINGLE OPERATIONAL AMPLIFIER BLOCK DIAGRAM



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-x	R/W-0				
AMPEN		AMPSIDL	AMPSLP	INTPOL1	INTPOL0	CMOUT	CMPSEL				
bit 15							bit 8				
D 444 0	D 444 A	D 444 0	D 444 0	D 444 0	D #44.0	D 444 0	D 444 0				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SPDSEL	AMPOE	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0				
bit 7							bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	AMPEN: Op	Amp Control M	odule Enable b	bit							
	AMPEN: Op Amp Control Module Enable bit 1 = Module is enabled										
	0 = Module i	s disabled									
bit 14	Unimplemen	nted: Read as '	כ'								
bit 13		p Amp Periphe	•								
		nues module op es module opera			le mode						
bit 12		o Amp Peripher									
		es module opera		•	n mode						
		nues module op			pinioue						
bit 11-10	INTPOL<1:0>: Interrupt Mode Select bits										
	When CMPSEL = 1:										
		t occurs on any									
		t occurs on neg t occurs on pos	•								
	01 = Interrupt occurs on positive edge00 = Interrupts are disabled										
	When CMPSEL = 0:										
	Op amp interrupts are not generated.										
bit 9		mparator Mode	Output State bi	it							
	When CMPSEL = 1: 1 = Nep inverting input is greater than the inverting input										
	 1 = Non-inverting input is greater than the inverting input 0 = Non-inverting input is less than the inverting input 										
	0 = Non-Inverting input is less than the inverting inputWhen CMPSEL = 0:										
		le (no digital sta	te information	is generated).							
bit 8	CMPSEL: Op	o Amp Mode Se	elect bit								
	1 = Configured as a comparator										
	•	ed as an op am	•								
bit 7	-	Amp/Compara									
	• •	ower and bandy	•	• •							
	0 = Lower power and bandwidth (slower response time)										
bit 6	AMPOE: Am	plifier Output Fi	nable bit								
bit 6		plifier Output Ei		to OAxOUT pin							

REGISTER 29-1: AMPxCON: OP AMP x CONTROL REGISTER

- bit 5-3 NINSEL<2:0>: Op Amp Inverting Input Select bits
 - 111 = Reserved; do not use
 - 110 = Op Amp output (voltage follower configuration)
 - 101 = OAxNE
 - 100 = OAxND
 - 011 = OAxNC
 - 010 = OAxNB
 - 001 = OAxNA
 - 000 = Vss

bit 2-0 **PINSEL<2:0>:** Op Amp Non-Inverting Input Select bits

- 111 = Reserved; do not use
- 110 = Connected between CTMU output and Pipeline A/D
- 101 = OAxPE
- 100 = OAxPD
- 011 = OAxPC
- 010 = OAxPB
- 001 = OAxPA
- 000 = Vss

NOTES:

30.0 TRIPLE COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Scalable Comparator Module" (DS39734). The information in this data sheet supersedes the information in the FRM.

The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of five external analog inputs (CxINA, CxINB, CxINC, CxIND and VREF+) and a

voltage reference input from one of the internal band gap references or the comparator voltage reference generator (VBG, VBG/2, VBG/6 and CVREF).

The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 30-1. Diagrams of the possible individual comparator configurations are shown in Figure 30-2.

Each comparator has its own control register, CMxCON (Register 30-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 30-2).







FIGURE 30-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM









REGISTER 30-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0, HS	R-0, HSC				
CON	COE	CPOL	—	—	_	CEVT	COUT				
bit 15				·			bit 8				
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
EVPOL1	EVPOL0	—	CREF	—	—	CCH1	CCH0				
bit 7							bit 0				
			<u> </u>			<u></u>					
Legend:		HS = Hardware			vare Settable/						
R = Readab		W = Writable b	it	•	nented bit, rea						
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
	••••										
bit 15	-	arator Enable bit									
		ator is enabled ator is disabled									
bit 14	•	arator Output Ena	able bit								
	1 = Comparator output is present on the CxOUT pin										
		ator output is inte									
bit 13	CPOL: Comp	parator Output P	plarity Select bi	it							
		ator output is inv									
	-	ator output is not									
bit 12-10	-	Unimplemented: Read as '0'									
bit 9	•	CEVT: Comparator Event bit 1 = Comparator event that is defined by EVPOI <1:0> has occurred: subsequent triggers and interrupts									
	1 = Comparator event that is defined by EVPOL<1:0> has occurred; subsequent triggers and interrupts are disabled until the bit is cleared										
		ator event has no									
bit 8	COUT: Comp	arator Output bi	t								
	When CPOL	When CPOL = 0 :									
		1 = VIN + > VIN -									
		$0 = VIN + \langle VIN - VIN \rangle$									
	When CPOL = 1: 1 = VIN+ < VIN-										
	0 = VIN + > V										
bit 7-6	EVPOL<1:0>	: Trigger/Event/	nterrupt Polari	ty Select bits							
		event/interrupt is					CEVT = 0)				
		event/interrupt is	-	transition of the	e comparator	output:					
		<u>= 0 (non-inverte</u> low transition or									
	-	= 1 (inverted po	-								
		high transition of									
	01 = Trigger/	event/interrupt is	generated on	transition of co	mparator outp	out:					
		<u> = 0 (non-inverte</u>	• • •								
		high transition or	-								
		= 1 (inverted po									
	-	low transition or event/interrupt g	-	sahled							
hit 5		ited: Read as '0									
bit 5	unimplemen	neu. Reau as 10									

REGISTER 30-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 **CREF:** Comparator Reference Select bits (non-inverting input)
 - 1 = Non-inverting input connects to the internal CVREF voltage
 - 0 = Non-inverting input connects to the CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CxINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin

REGISTER 30-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	_	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT	C2OUT	C1OUT
bit 7							bit 0

Legend:	HSC = Hardware Setta	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	 1 = Discontinues operation of all comparators when device enters Idle mode 0 = Continues operation of all enabled comparators in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

NOTES:

31.0 COMPARATOR VOLTAGE REFERENCE


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Dual Comparator Module" (DS39710). The information in this data sheet supersedes the information in the FRM.

31.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 31-1). The comparator voltage reference provides a range of output voltages, with 32 distinct levels. The comparator reference supply voltage can come from either VDD and Vss, or the external CVREF+ and CVREF- pins. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.





REGISTER 31-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—	CVREFP	CVREFM1	CVREFM0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 9-8	0 = The CVR CVREFM<1:0 (valid only wh 00 = Band ga	x (5-bit DAC) v)>: Comparator en CCH<1:0> : p voltage is pro	vithin this modu Voltage Band = 11) ovided as an in	o the comparat ule provides the Gap Reference put to the comp provided as an i	e reference vol e Source Selec parators	ct bits	nparators
	10 = Reserve 11 = VREF+ p	-	is an input to th	ne comparators	i		
bit 7	1 = CVREF ci	nparator Voltage rcuit is poweree rcuit is poweree	d on	nable bit			
bit 6	1 = CVREF VC	nparator VREF (bltage level is o bltage level is d	utput on the C		oin		
bit 5	CVRSS: Com 1 = Compara	parator VREF S	ource Selectic ource, CVRSRC	•	EF-		
bit 4-0	CVR<4:0>: C	omparator VRE R<4:0>/32) • (0	F Value Select				

32.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Measurement Unit, refer to the "PIC24F Family Reference Manual", "Charge Time Measurement Unit
	(CTMU) with Threshold Detect" (DS39743).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen external edge input trigger sources
- · Polarity control for each edge source
- · Control of edge sequence
- Control of response to edge levels or edge transitions
- · Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.

The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module and controls the mode of operation of the CTMU, as well as controlling edge sequencing. CTMUCON2 controls edge source selection and edge source polarity selection. The CTMUICON register selects the current range of current source and trims the current.

32.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse with a width equal to the time between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and up to 13 external pins (CTEDG1 through CTEDG13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:


EQUATION 32-1:

$$I = C \cdot \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels, after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 32-1 illustrates the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*", "Charge Time Measurement Unit (CTMU)".

FIGURE 32-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



32.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's Internal Capacitor (CAD) and a precision resistor for current calibration. Figure 32-2 displays the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDGx pins, but other configurations using internal edge sources are possible.

32.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module. When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON1<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the Comparator Voltage Reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 32-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 32-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT





FIGURE 32-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			
bit 15							bit			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
		—		—	—		—			
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown			
bit 15	CTMUEN: CT	MU Enable bit								
	1 = Module is									
	0 = Module is									
bit 14	-	ted: Read as '0								
bit 13		CTMUSIDL: CTMU Stop in Idle Mode bit								
		ues module op s module opera			ldle mode					
bit 12	TGEN: Time Generation Enable bit									
		edge delay gen edge delay ger								
bit 11	EDGEN: Edg	e Enable bit								
	1 = Edges ar									
	0 = Edges an									
bit 10		Edge Sequence								
		vent must occu sequence is ne		2 event can o	ccur					
bit 9	IDISSEN: Ana	alog Current So	urce Control I	bit						
	1 = Analog ci	urrent source of urrent source of	utput is groun	ded						
bit 8	CTTRIG: CTM	/U Trigger Con	trol bit							
bit 8		/IU Trigger Con utput is enabled								
bit 8	1 = Trigger o		ł							

REGISTER 32-1: CTMUCON1: CTMU CONTROL REGISTER 1

REGISTER 32-2: CTMUCON2: CTMU CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	—
bit 7							bit 0

Legend:				
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	nt POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	1 = Input	D: Edge 1 Edge-Sensitive S is edge-sensitive is level-sensitive	elect bit	
bit 14	1 = Edge	L: Edge 1 Polarity Select bit 1 is programmed for a positi 1 is programmed for a negation		
bit 13-10	1111 = E 1110 = E 1101 = E 1001 = E 1011 = E 1010 = E 1001 = E 0111 = E 0110 = E 0101 = E 0101 = E 0011 = E 0010 = E 0010 = E	L<3:0>: Edge 1 Source Sele dge 1 source is Comparator dge 1 source is Comparator dge 1 source is Comparator dge 1 source is Comparator dge 1 source is IC3 dge 1 source is IC2 dge 1 source is CTED8 dge 1 source is CTED6 dge 1 source is CTED6 dge 1 source is CTED5 dge 1 source is CTED4 dge 1 source is CTED4 dge 1 source is CTED1 dge 1 source is CTED1 dge 1 source is CTED2 dge 1 source is CTED2 dge 1 source is CTED2 dge 1 source is CTED2 dge 1 source is OC1 dge 1 source is Timer1	3 output 2 output	
bit 9	Indicates 1 = Edge	AT: Edge 2 Status bit the status of Edge 2 and car 2 has occurred 2 has not occurred	n be written to control current s	source.
bit 8	Indicates 1 = Edge	AT: Edge 1 Status bit the status of Edge 1 and car 1 has occurred 1 has not occurred	n be written to control current s	source.
bit 7	1 = Input	D: Edge 2 Edge-Sensitive S is edge-sensitive is level-sensitive	elect bit	
bit 6	1 = Edge	L: Edge 2 Polarity Select bit 2 is programmed for a positi 2 is programmed for a positi		

Note 1: Edge sources, CTED3, CTED7, CTED10 and CTED11, are available in 100-pin devices only.

REGISTER 32-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)

bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = Edge 2 source is Comparator 3 output 1110 = Edge 2 source is Comparator 2 output 1101 = Edge 2 source is Comparator 1 output 1100 = Unimplemented Do not use 1011 = Edge 2 source is IC3 1010 = Edge 2 source is IC2 1001 = Edge 2 source is IC1 1000 = Edge 2 source is CTED13 0111 = Edge 2 source is CTED12 0110 = Edge 2 source is CTED11⁽¹⁾ 0101 = Edge 2 source is CTED10⁽¹⁾ 0100 = Edge 2 source is CTED9 0011 = Edge 2 source is CTED1 0010 = Edge 2 source is CTED2 0001 = Edge 2 source is OC1 0000 = Edge 2 source is Timer1 bit 1-0 Unimplemented: Read as '0'

Note 1: Edge sources, CTED3, CTED7, CTED10 and CTED11, are available in 100-pin devices only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
·			·			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—
						bit (
le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
0000001 = M 0000000 = N 111111 = M	ominal current o inimum negative aximum negativ	utput specified e change from e change from	d by IRNG<1:0> nominal curren	t		
11 = 100 × E 10 = 10 × Ba	Base Current ase Current	-	DITS			
	U-0 U-0 IE bit t POR ITRIM<5:0>: 011111 = M 011110 000001 = M 000000 = N 111111 = M 100010 100010 100001 = M IRNG<1:0>: 11 = 100 × E 10 = 10 × Ba	ITRIM4 ITRIM3 U-0 U-0 — — le bit W = Writable t POR '1' = Bit is set ITRIM<5:0>: Current Source 011111 = Maximum positive 011110 .	ITRIM4 ITRIM3 ITRIM2 U-0 U-0 U-0 — — — le bit W = Writable bit t POR '1' = Bit is set ITRIM '1' = Bit is set ITRIM Source Trim bits 011111 = Maximum positive change from 011110 . . 000001 = Minimum positive change from 100000 = Nominal current output specified 11111 = Minimum negative change from 100010 100010 100010 100011 = Maximum negative change from IRNG 100011 = Maximum negative change from IRNG 111 = 100 × Base Current	ITRIM4 ITRIM3 ITRIM2 ITRIM1 U-0 U-0 U-0 U-0 — — — — le bit W = Writable bit U = Unimplem t POR '1' = Bit is set '0' = Bit is cleater ITRIM<5:0>: Current Source Trim bits 011111 = Maximum positive change from nominal current 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 11111 = Minimum negative change from nominal current	ITRIM4 ITRIM3 ITRIM2 ITRIM1 ITRIM0 U-0 U-0 U-0 U-0 U-0 — — — — — le bit W = Writable bit U = Unimplemented bit, reat t POR '1' = Bit is set '0' = Bit is cleared ITRIM Maximum positive change from nominal current 011111 Maximum positive change from nominal current 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current .	ITRIM4 ITRIM3 ITRIM2 ITRIM1 ITRIM0 IRNG1 U-0 U-0 U-0 U-0 U-0 U-0 U-0 Image: Image

REGISTER 32-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

NOTES:

33.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the High/Low-Voltage Detect, refer to the "PIC24F Family Reference Manual", "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect (HLVD) module is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 33-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.




FIGURE 33-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
HLVDEN		LSIDL	—	_		_	—
bit 15							bit 8
				DAMO	DAMO		
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
VDIR	BGVST	IRVST	_	HLVDL3	HLVDL2	HLVDL1	HLVDL0
bit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15		gh/Low-Voltage	Detect Powe	r Enable bit			
	1 = HLVD is 0 = HLVD is						
bit 14		nted: Read as '()'				
bit 13	-) Stop in Idle Mo					
		•		device enters lo	lle mode		
		es module opera					
bit 12-8	Unimplemer	nted: Read as 'o)'				
bit 7	VDIR: Voltag	e Change Direc	tion Select bi	t			
				exceeds trip poir falls below trip p			
bit 6	BGVST: Ban	d Gap Voltage S	Stable Flag bi	t			
		that the band g that the band g					
bit 5	IRVST: Interr	nal Reference V	oltage Stable	Flag bit			
			e is stable; the	e High-Voltage D	etect logic ger	erates the inter	rupt flag at the
	0 = Internal i			; the High-Voltag d the HLVD inter			e the interrupt
bit 4	-	nted: Read as '(
bit 3-0	-	High/Low-Volt		n Limit bits			
		rnal analog inpu [⊃] oint 1 ⁽¹⁾ ⊃oint 2 ⁽¹⁾		ut comes from th	e HLVDIN pin)		
	•						
	0100 = Trip F 00xx = Unus						

REGISTER 33-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER



34.0 SPECIAL FEATURES

- **Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "*PIC24F Family Reference Manual*". The information in this data sheet supersedes the information in the FRMs.
 - "Watchdog Timer (WDT)" (DS39697)
 - "High-Level Device Integration" (DS39719)
 - "Programming and Diagnostics" (DS39716)

PIC24FJ128GC010 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming™
- In-Circuit Emulation

34.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped, starting at program memory location, F80000h. A detailed explanation of the various bit functions is provided in Register 34-1 through Register 34-6.

Note that address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh), which can only be accessed using table reads and table writes.

34.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ128GC010 FAMILY DEVICES

In PIC24FJ128GC010 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the four words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 34-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note: Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '0000 0000'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '0's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 34-1:FLASH CONFIGURATION WORD LOCATIONS FOR
PIC24FJ128GC010 FAMILY DEVICES

Device	Configuration Word Addresses						
Device	1	2	3	4			
PIC24FJ64GC0XX	ABFEh	ABFCh	ABFAh	ABF8h			
PIC24FJ128GC0XX	157FEh	157FCh	157FAh	157F8h			

REGISTER 34-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

r-x	R/PO-1						
r	JTAGEN	GCP	GWRP	DEBUG	LPCFG	ICS1	ICS0
bit 15							bit 8

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN1	FWDTEN0	WINDIS	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit	PO = Program Once bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit
	1 = JTAG port is enabled0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit
	1 = Code protection is disabled
	0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	 Writes to program memory are allowed Writes to program memory are not allowed
bit 11	DEBUG: Background Debugger Enable bit
	1 = Device resets into Operational mode
	0 = Device resets into Debug mode
bit 10	LPCFG: Low-Voltage/Retention Regulator Configuration bit
	 1 = Low-voltage/retention regulator is always disabled 0 = Low-power, low-voltage/retention regulator is enabled and controlled in firmware by the RETEN bit
bit 9-8	ICS<1:0>: Emulator Pin Placement Select bits
	11 = Emulator functions are shared with PGEC1/PGED1
	10 = Emulator functions are shared with PGEC2/PGED2
	01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved: do not use
bit 7-6	FWDTEN<1:0>: Watchdog Timer Configuration bits
	11 = WDT is always enabled; SWDTEN bit has no effect
	10 = WDT is enabled and controlled in firmware by the SWDTEN bit
	 01 = WDT is enabled only in Run mode and disabled in Sleep modes; SWDTEN bit is disabled 00 = WDT is disabled; SWDTEN bit is disabled
bit 5	WINDIS: Windowed Watchdog Timer Disable bit
2.0	1 = Standard Watchdog Timer is enabled
	0 = Windowed Watchdog Timer is enabled (FWDTEN<1:0> must not be '00')

REGISTER 34-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

- bit 4 FWPSA: WDT Prescaler Ratio Select bit
 - 1 = Prescaler ratio of 1:128
 - 0 = Prescaler ratio of 1:32
- bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 **= 1:8,192** 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1

REGISTER 34-2: CW2: FLASH CONFIGURATION WORD 2

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
IESO	VBTBOR	WDTCMX	ALTCVREF ⁽¹⁾	ALTADREF ⁽¹⁾	FNOSC2	FNOSC1	FNOSC0
bit 15							bit 8

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-0	R/PO-1	R/PO-1
FCKSM1	FCKSM0	OSCIOFCN	WDTCLK1	WDTCLK0	r	POSCMD1	POSCMD0
bit 7							bit 0

Legend:	r = Reserved bit	PO = Program Once bit	t
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '1'
bit 15	IESO: Internal External Switchover bit
	1 = IESO mode (Two-Speed Start-up) is enabled
	0 = IESO mode (Two-Speed Start-up) is disabled
bit 14	VBTBOR: VBAT BOR Enable bit
	1 = VBAT BOR is enabled
	0 = VBAT BOR is disabled
bit 13	WDTCMX: WDT Clock Multiplex Control bit
	1 = Enables WDT clock multiplexing 0 = Disables clock multiplexing
bit 12	ALTCVREF: External CVREF+/CVREF- Location Select bit ⁽¹⁾
DIL 12	1 = CVREF+/CVREF- are mapped to RA9/RA10, respectively
	0 = CVREF+/CVREF- are mapped to RB0/RB1, respectively
bit 11	ALTADREF: External AVREF+/AVREF- Location Select bit ⁽¹⁾
	1 = AVREF+/AVREF- are mapped to RA9/RA10, respectively
	0 = AVREF+/AVREF- are mapped to RB0/RB1, respectively
bit 10-8	FNOSC<2:0>: Initial Oscillator Select bits
	111 = Fast RC Oscillator with Postscaler (FRCDIV)
	110 = Reserved
	101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 7-6	FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Configuration bits
	1x = Clock switching and Fail-Safe Clock Monitor are disabled
	 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
Note 1:	These bits should be treated as reserved on the 64-pin devices (PIC24FJ64GC006 and
	PIC24FJ128GC006) and should always be programmed to '0'. The AVREF+/CVREF+ and AVREF-/CVREF- functions are located on RB0 and RB1 on these devices.
ი.	The 21 kHz EPC source is used when a Windowed WDT mode is selected and the LDPC is not being

2: The 31 kHz FRC source is used when a Windowed WDT mode is selected and the LPRC is not being used as the system clock. The LPRC is used when the device is in Sleep mode and in all other cases.

REGISTER 34-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

bit 5 OSCIOFCN: OSCO Pin Configuration bit If POSCMD<1:0> = 11 or 00: 1 = OSCO/CLKO/RC15 functions as CLKO (Fosc/2) 0 = OSCO/CLKO/RC15 functions as port I/O (RC15) If POSCMD<1:0> = 10 or 01: OSCIOFCN has no effect on OSCO/CLKO/RC15. bit 4-3 WDTCLK<1:0>: WDT Clock Source Select bits

 When WDTCMX = 1:

 11 = LPRC

 10 = Either the 31 kHz FRC source or LPRC, depending on device configuration⁽²⁾

 01 = SOSC input

 00 = System clock when active, LPRC while in Sleep mode

 When WDTCMX = 0:

LPRC is always the WDT clock source.

bit 2 Reserved: Configure as '0'

bit 1-0 **POSCMD<1:0>:** Primary Oscillator Configuration bits

- 11 = Primary Oscillator mode is disabled
- 10 = HS Oscillator mode is selected (HS mode is used if crystal \ge 10 MHz)
- 01 = XT Oscillator mode is selected (XT mode is used if crystal < 10 MHz)
- 00 = EC Oscillator mode is selected
- **Note 1:** These bits should be treated as reserved on the 64-pin devices (PIC24FJ64GC006 and PIC24FJ128GC006) and should always be programmed to '0'. The AVREF+/CVREF+ and AVREF-/CVREF- functions are located on RB0 and RB1 on these devices.
 - 2: The 31 kHz FRC source is used when a Windowed WDT mode is selected and the LPRC is not being used as the system clock. The LPRC is used when the device is in Sleep mode and in all other cases.

REGISTER 34-3: CW3: FLASH CONFIGURATION WORD 3

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
_	—	_	_	_		—	_
bit 23							bit 1
	R/PO-1			r 1	R/PO-1	R/PO-1	R/PO-1
R/PO-1 WPEND	WPCFG	R/PO-1 WPDIS	R/PO-1 BOREN	r-1	WDTWIN1	WDTWIN0	SOSCSEL
bit 15	WPCFG	WPDI5	BUREN	r	VVDTVVINT		bit
							DIL
r-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
r	WPFP6 ⁽³⁾	WPFP5	WPFP4	WPFP3	WPFP2	WPFP1	WPFP0
bit 7		•	•	•	•	•	bit
Legend:		PO = Program	n Once hit	r = Reserved	hit		
R = Readable	e bit	W = Writable			nented bit, read	l as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	lown
bit 23-16 bit 15	WPEND: Seg 1 = Protected		otection End Pa nory segment u	upper boundary	/ is at the last p	age of progran	n memory; tl
	 lower boundary is the code page specified by WPFP<6:0> Protected program memory segment lower boundary is at the bottom of the program memory (000000h); upper boundary is the code page specified by WPFP<6:0> 						
bit 14		•	•	Vrite Protection			
					onfiguration We rotected provid		te-protected ⁽
bit 13	WPDIS: Segn	nent Write Prot	ection Disable	bit			
	0 = Segment		emory write p		oled abled; protecte	d segment is c	lefined by th
bit 12		vn-out Reset E	•				
	1 = BOR is e 0 = BOR is di	nabled (all moo isabled	des except Dee	ep Sleep)			
bit 11	Reserved: Al	ways maintain	as '1'				
bit 10-9	WDTWIN<1:0	>: Watchdog 1	Timer Window	Width Select bi	ts		
	11 = 25%						
	10 = 37.5% 0.1 = 50%						
	01 = 50% 00 = 75%						
bit 8	SOSCSEL: S	OSC Selection	bit				
		cuit is selected CLKI) mode ⁽²⁾	I				
bit 7	•	ways maintain	as '1'				
	egardless of WF ge, the Configu				> bits correspor	nd to the Config	guration Wor

- 2: Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
- 3: For the 64K devices (PIC24FJ64GC0XX), maintain WPFP6 as '0'.

REGISTER 34-3: CW3: FLASH CONFIGURATION WORD 3 (CONTINUED)

- bit 6-0
 WPFP<6:0>: Write-Protected Code Segment Boundary Page bits⁽³⁾

 Designates the 512 instruction words page boundary of the protected code segment.

 If WPEND = 1:

 Specifies the lower page boundary of the code-protected segment; the last page being the last implemented page in the device.

 If WPEND = 0:

 Specifies the upper page boundary of the code-protected segment; Page 0 being the lower boundary.
- **Note 1:** Regardless of WPCFG status, if WPEND = 1 or if WPFP<6:0> bits correspond to the Configuration Word page, the Configuration Word page is protected.
 - 2: Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
 - 3: For the 64K devices (PIC24FJ64GC0XX), maintain WPFP6 as '0'.

REGISTER 34-4: **CW4: FLASH CONFIGURATION WORD 4**

- -	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
bit 23 bit 16	—	—	—	—	—	—	—	—
	bit 23							bit 16

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
IOL1WAY	I2C2SEL	PLLDIV3	PLLDIV2	PLLDIV1	PLLDIV0	RTCBAT	DSSWEN
bit 15							bit 8

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
DSWDTEN	DSBOREN	DSWDTOSC	DSWDPS4	DSWDPS3	DSWDPS2	DSWDPS1	DSWDPS0
bit 7							bit 0

Legend:	PO = Program Once bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16 Unimplemented: Read as '1' bit 15

- IOL1WAY: IOLOCK One-Way Set Enable bit
 - 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time.
 - 0 = The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed

bit 14 I2C2SEL: Alternate I2C2 Location Select bit

- For PIC24FJXXXGC010 Devices:
 - 1 = I2C2 functions; SCL2 and SDA2 are mapped to RA2 and RA3, respectively
- 0 = I2C2 functions; SCL2 and SDA2 are mapped to RF5 and RF4, respectively
- For PIC24FJXXXGC006 Devices:

Reserved, maintain as '1'.

- bit 13-10 PLLDIV<3:0:> USB 96 MHz PLL Prescaler Select bits
 - 1111 = PLL disabled
 - 1110
 - = Reserved, do not use
 - 1000
 - 0111 = Oscillator input divided by 12 (48 MHz input)
 - 0110 = Oscillator input divided by 8 (32 MHz input)
 - 0101 = Oscillator input divided by 6 (24 MHz input)
 - 0100 = Oscillator input divided by 5 (20 MHz input)
 - 0011 = Oscillator input divided by 4 (16 MHz input)
 - 0010 = Oscillator input divided by 3 (12 MHz input)
 - 0001 = Oscillator input divided by 2 (8 MHz input)
- 0000 = Oscillator input used directly (4 MHz input)
- bit 9 RTCBAT: VBAT RTCC Operation Select bit
 - 1 = RTCC operation continues when the device is in VBAT mode
 - 0 = RTCC operation stops when the device is in VBAT mode
- bit 8 DSSWEN: Deep Sleep Software Control Select bit
 - 1 = Deep Sleep operation is enabled and controlled by the DSEN bit
 - 0 = Deep Sleep operation is disabled

bit 7 **DSWDTEN:** Deep Sleep Watchdog Timer Enable bit

- 1 = Deep Sleep WDT is enabled
- 0 = Deep Sleep WDT is disabled

REGISTER 34-4: CW4: FLASH CONFIGURATION WORD 4 (CONTINUED)

bit 6	DSBOREN: Deep Sleep Brown-out Reset Enable bit
	1 = BOR is enabled in Deep Sleep mode
	0 = BOR is disabled in Deep Sleep mode (remains active in other Sleep modes)
bit 5	DSWDTOSC: Deep Sleep Watchdog Timer Clock Select bit
	1 = Clock source is LPRC
	0 = Clock source is SOSC
bit 4-0	DSWDPS<4:0>: Deep Sleep Watchdog Timer Postscaler Select bits
	11111 = 1:68,719,476,736 (25.7 days)
	11110 = 1:34,359,738,368(12.8 days)
	11101 = 1:17,179,869,184 (6.4 days)
	11100 = 1:8,589,934592 (77.0 hours)
	11011 = 1:4,294,967,296 (38.5 hours)
	11010 = 1:2,147,483,648 (19.2 hours)
	11001 = 1:1,073,741,824 (9.6 hours)
	11000 = 1:536,870,912 (4.8 hours)
	10111 = 1:268,435,456 (2.4 hours)
	10110 = 1:134,217,728 (72.2 minutes)
	10101 = 1:67,108,864 (36.1 minutes)
	10100 = 1:33,554,432 (18.0 minutes)
	10011 = 1:16,777,216 (9.0 minutes)
	10010 = 1:8,388,608 (4.5 minutes)
	10001 = 1:4,194,304 (135.3s)
	10000 = 1:2,097,152 (67.7s)
	01111 = 1:1,048,576 (33.825s)
	01110 = 1:524,288 (16.912s)
	01101 = 1:262,114 (8.456s)
	01100 = 1:131,072 (4.228s)
	01011 = 1:65,536 (2.114s)
	01010 = 1:32,768 (1.057s)
	01001 = 1:16,384 (528.5 ms)
	01000 = 1:8,192 (264.3 ms)
	00111 = 1:4,096 (132.1 ms)
	00110 = 1:2,048 (66.1 ms)
	00101 = 1:1,024 (33 ms)
	00100 = 1:512 (16.5 ms)
	00011 = 1:256 (8.3 ms)
	00010 = 1:128 (4.1 ms)
	00001 = 1:64 (2.1 ms)
	00000 = 1:32 (1 ms)

REGISTER 34-5: DEVID: DEVICE ID REGISTER

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—		—	—	—	—	-	—
bit 23							bit 16

R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15							bit 8

R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0

Legend: R = Readable bit U = Unimplemented bit
--

- bit 23-16 Unimplemented: Read as '1'
- bit 15-8 **FAMID<7:0>:** Device Family Identifier bits 0100 1000 = PIC24FJ128GC010 family
- bit 7-0 **DEV<7:0>:** Individual Device Identifier bits 1000 1000 = PIC24FJ64GC006 1000 1001 = PIC24FJ128GC006 1000 0100 = PIC24FJ64GC010 1000 0101 = PIC24FJ128GC010

REGISTER 34-6: DEVREV: DEVICE REVISION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R	R	R	R
_	—	—	—	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:	R = Readable bit	U = Unimplemented bit

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Device Revision Identifier bits


34.2 On-Chip Voltage Regulator

All PIC24FJ128GC010 family devices power their core digital logic at a nominal 1.8V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ128GC010 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

This regulator is always enabled. It provides a constant voltage (1.8V nominal) to the digital core logic, from a VDD of 2.0V all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels. In order to prevent "brown-out" conditions when the voltage drops too low for the regulator, the Brown-out Reset occurs. Then the regulator output follows VDD with a typical voltage drop of 300 mV.

A low-ESR capacitor (such as ceramic) must be connected to the VCAP pin (Figure 34-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor (CEFC) is provided in Section 37.1 "DC Characteristics".

FIGURE 34-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



34.2.1 ON-CHIP REGULATOR AND POR

The voltage regulator requires a small amount of time to transition from a disabled or standby state into normal operating mode. During this time, designated as TVREG, code execution is disabled. TVREG is applied every time the device resumes operation after any power-down, including Sleep mode. TVREG is determined by the status of the PMSLP bit (RCON<8>). Refer to Section 37.0 "Electrical Characteristics" for more information on TVREG.

Note:	For more information, see Section 37.0 "Electrical Characteristics". The Infor- mation in this data sheet supersedes the						
	information in the "PIC24F Family Reference Manual".						

34.2.2 VOLTAGE REGULATOR STANDBY MODE

The on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator can be made to enter Standby mode on its own whenever the device goes into Sleep mode. This feature is controlled by the PMSLP bit (RCON<8>). Clearing the PMSLP bit enables the Standby mode. When waking up from Standby mode, the regulator needs to wait for TVREG to expire before wake-up.

34.2.3 LOW-VOLTAGE/RETENTION REGULATOR

When power-saving modes, such as Sleep and Deep Sleep are used, PIC24FJ128GC010 family devices may use a separate low-power, low-voltage/retention regulator to power critical circuits. This regulator, which operates at 1.2V nominal, maintains power to data RAM and the RTCC while all other core digital logic is powered down. It operates only in Sleep, Deep Sleep and VBAT modes.

The low-voltage/retention regulator is described in more detail in Section 10.1.3 "Low-Voltage/Retention Regulator".

34.3 Watchdog Timer (WDT)

For PIC24FJ128GC010 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT Time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> Configuration bits (CW1<3:0>), which allows the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE (RCON<3:2>) bit will need to be cleared in software after the device wakes up. The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CLRWDT and PWRSAV instructions
	clear the prescaler and postscaler counts
	when executed.

34.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<5>) to '0'.

34.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When the Configuration bits, FWDTEN<1:0> = 11, the WDT is always enabled.

The WDT can be optionally controlled in software when the Configuration bits, FWDTEN<1:0> = 10. When FWDTEN<1:0> = 00, the Watchdog Timer is always disabled. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.




FIGURE 34-2: WDT BLOCK DIAGRAM

34.4 Program Verification and Code Protection

PIC24FJ128GC010 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

34.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ128GC010 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

34.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in the PIC24FJ128GC010 family devices can be located by the user anywhere in the program space and configured in a wide range of sizes.

Code segment protection provides an added level of protection to a designated area of program memory by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. It does not override General Segment protection controlled by the GCP or GWRP bit. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0). The WPFPx bits specify the size of the segment to be protected by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.

The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.

A separate bit, WPCFG, is used to protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page in addition to the pages selected by the WPEND and WPFP<6:0> bits' setting. This is useful in circumstances where write protection is needed for both the code segment in the bottom of the memory and the Flash Configuration Words.

The various options for segment code protection are shown in Table 34-2.

Segmen	t Configura	tion Bits	Write/Erase Protection of Code Segment		
WPDIS	WPEND	WPCFG	Witte/Erase Protection of Code Segment		
1	x	x	No additional protection is enabled; all program memory protection is configured by GCP and GWRP.		
0	1	х	Addresses from the first address of the code page are defined by WPFP<6:0> through the end of implemented program memory (inclusive); erase/write-protected, including Flash Configuration Words.		
0	0	1	Address, 000000h through the last address of the code page, is defined by WPFP<6:0> (inclusive); write/erase protected.		
0	0	0	Address, 000000h through the last address of code page, is defined by WPFP<6:0> (inclusive); erase/write-protected and the last page, including Flash Configuration Words, are erase/write-protected.		

TABLE 34-2: CODE SEGMENT PROTECTION CONFIGURATION OPTIONS

34.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code segment protection setting.

34.5 JTAG Interface

PIC24FJ128GC010 family devices implement a JTAG interface, which supports boundary scan device testing.

34.6 In-Circuit Serial Programming

PIC24FJ128GC010 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power (VDD), ground (VSS) and MCLR. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

34.7 In-Circuit Debugger

When MPLAB[®] ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS and the PGECx/PGEDx pin pair, designated by the ICSx Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

35.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

35.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

35.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

35.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

35.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

35.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

35.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

35.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

35.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

35.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

35.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

35.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

35.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

36.0 INSTRUCTION SET SUMMARY

Note: This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 36-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 36-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register, 'Wb', without any address modifier
- The second source operand, which is typically a register, 'Ws', with or without an address modifier
- The destination of the result, which is typically a register, 'Wd', with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register, 'Wb', without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register, 'Wd', with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 36-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit Bit Selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016383}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388607}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE, Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT, Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE, Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT, Expr	Branch if Less than	1	1 (2)	None
	BRA		Branch if Unsigned Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Negative	1		None
		N, Expr		1	1 (2)	None
	BRA	NC, Expr	Branch if Not Carry		1 (2)	
	BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None None
	BRA	NOV,Expr	Branch if Not Overflow	1	1 (2)	
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 36-2:	INSTRUCTION SET OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	СОМ	f	f = f	1	1	N, Z
	СОМ	f,WREG	WREG = f	1	1	N, Z
	СОМ	Ws,Wd	Wd = Ws	1	1	, N, Z
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, Z
Cr	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
Cru	CP0	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
Crb	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow	1	1	C, DC, N, OV, Z
			$(Wb - Ws - \overline{C})$			
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW.B	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f-1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = f – 2	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	$W(z) = 1 + 1$ $Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, Z
NOP	NOP	no, nu	No Operation	1	1	None
NOF	NOP		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
r Ur	POP	I Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wad	Pop from Top-of-Stack (TOS) to Wd0	1	2	None
		WIIU		1	2	All
DUGU	POP.S	<i>c</i>	Pop Shadow Registers			
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, 2
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, 2
	SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, 2
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C, DC, N, OV, 2
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z
					1	
aupp	SUBB	Wb,#lit5,Wd	Wd = Wb - lit5 - (C)	1		C, DC, N, OV, Z
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	f,WREG	WREG = WREG – f Wd = Ws – Wb	1	1	C, DC, N, OV, Z
	SUBR	Wb,Ws,Wd		1	1	C, DC, N, OV, Z
GUDDE	SUBR	Wb,#lit5,Wd	Wd = lit5 - Wb	1		C, DC, N, OV, Z
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C, DC, N, OV, Z
	SUBBR	Wb,Ws,Wd	Wd = Ws - Wb - (C)	1	1	C, DC, N, OV, Z
	SUBBR	Wb,#lit5,Wd	$Wd = Iit5 - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

NOTES:

37.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ128GC010 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ128GC010 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	
Storage temperature	
Voltage on VDD with respect to Vss	
Voltage on any general purpose digital or analog pin (not 5.5V tole	
Voltage on any general purpose digital or analog pin (5.5V tolerant	
When VDD = 0V:	
When $VDD \ge 2.0V$:	
Voltage on AVDD and SVDD with respect to VSS	
Voltage on AVss and SVss with respect to Vss	
Voltage on CH0+, CH0-, CH1+ and CH1- with respect to SVss	-0.3V to (SVDD + 0.3V)
Voltage on VBAT with respect to Vss	-0.3V to +4.0V
Voltage on VUSB3V3 with respect to VSS	(VCAP – 0.3V) to +4.0V
Voltage on VBUS with respect to VSS	-0.3V to +6.0V
Voltage on D+ or D- with respect to Vss:	
(0 Ω source impedance) (Note 1)	0.5V to (VUSB3V3 + 0.5V)
(source impedance \geq 28 Ω , VUSB3V3 \geq 3.0V)	-1.0V to +4.6V
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 2)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports (Note 2)	

- Note 1: The original *"USB 2.0 Specification"* indicated that USB devices should withstand 24-hour short circuits of D+ or D- to VBUS voltages. This requirement was later removed in an Engineering Change Notice (ECN) supplement to the USB specifications, which supersedes the original specifications. PIC24FJ128GC010 family devices will typically be able to survive this short-circuit test, but it is recommended to adhere to the absolute maximum specified here to avoid damaging the device.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 37-1).

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

37.1 DC Characteristics






TABLE 37-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ128GC010 Family:					
Operating Junction Temperature Range	TJ	-40		+100	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $PI/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	Pint + Pi/o		W	
Maximum Allowed Power Dissipation				θJA	W

TABLE 37-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Note
Package Thermal Resistance, 12x12x1 mm 100-pin TQFP	θJA	45.0		°C/W	(Note 1)
Package Thermal Resistance, 10x10x1 mm 64-pin TQFP	θJA	48.3	_	°C/W	(Note 1)
Package Thermal Resistance, 9x9x0.9 mm 64-pin QFN	θJA	28.0	_	°C/W	(Note 1)
Package Thermal Resistance, 10x10x1.1 mm 121-pin BGA	θJA	40.2		°C/W	(Note 1)

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

			Standard Opera Operating temp	•	unless otherwise stated) +85°C for Industrial		
Param No.	Symbol	Characteristic	Characteristic Min Typ		Max	Units	Conditions
Operati	ing Voltag	e					
DC10	Vdd	Supply Voltage	2.0		3.6	V	BOR disabled
			VBOR	_	3.6		BOR enabled
DC12	Vdr	RAM Data Retention Voltage ⁽¹⁾	Greater of: VPORREL or VBOR	_	—	V	VBOR used only if BOR is enabled (BOREN = 1)
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_	—	- ∨ (Note 2)	
DC16A	VPORREL	VDD Power-on Reset Release Voltage	1.80	1.88	1.95	V	(Note 3)
DC17A	SRvdd	Recommended VDD Rise Skew Rate to Ensure Internal Power-on Reset Signal	0.05	—	_	V/ms	0-3.3V in 66 ms 0-2.5V in 50 ms (Note 2)
DC17B	Vbor	Brown-out Reset Voltage on VDD Transition, High-to-Low	2.0	2.1	2.2	V	(Note 3)
DC17C	VBATBOR	VBAT BOR Threshold on VBAT High-to-Low	—	1.68	_	V	Applies when VBTBOR = 1

TABLE 37-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: This is the limit to which VDD may be lowered and the RAM contents will always be retained.

2: If the VPOR or SRVDD parameters are not met, or the application experiences slow power-down VDD ramp rates, it is recommended to enable and use the BOR.

3: On a rising VDD power-up sequence, application firmware execution begins at the higher of the VPORREL or VBOR level (when BOREN = 1).

DC CHARACT	ERISTICS		Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Operating Temperature	VDD	Conditions		
Operating Cur	rent (IDD) ⁽²⁾							
DC19	0.20	0.28	mA	-40°C to +85°C	2.0V	0.5 MIPS,		
	0.21	0.28	mA	-40°C to +85°C	3.3V	Fosc = 1 MHz		
DC20	0.38	0.52	mA	-40°C to +85°C	2.0V	1 MIPS,		
	0.39	0.52	mA	-40°C to +85°C	3.3V	Fosc = 2 MHz		
DC23	1.5	2.0	mA	-40°C to +85°C	2.0V	4 MIPS,		
	1.5	2.0	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz		
DC24	5.6	7.6	mA	-40°C to +85°C	2.0V	16 MIPS,		
	5.7	7.6	mA	-40°C to +85°C	3.3V	Fosc = 32 MHz		
DC31	23	78	μA	-40°C to +85°C	2.0V	LPRC (15.5 KIPS),		
	25	80	μA	-40°C to +85°C	3.3V	Fosc = 31 kHz		

TABLE 37-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Typical parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

TABLE 37-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAC	TERISTICS		Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units Operating Temperature		Vdd	Conditions		
Idle Current (lidle)							
DC40	116	150	μA	-40°C to +85°C	2.0V	1 MIPS,		
	123	160	μA	-40°C to +85°C	3.3V	Fosc = 2 MHz		
DC43	DC43 0.39		mA	-40°C to +85°C	2.0V	4 MIPS,		
	0.41	0.54	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz		
DC47	1.5	1.9	mA	-40°C to +85°C	2.0V	16 MIPS,		
	1.6	2.0	mA	-40°C to +85°C	3.3V	Fosc = 32 MHz		
DC50	0.54	0.61	mA	-40°C to +85°C	2.0V	4 MIPS (FRC),		
	0.54	0.64	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz		
DC51	17	78	μA	-40°C to +85°C	2.0V	LPRC (15.5 KIPS),		
	18	80	μA	-40°C to +85°C	3.3V	Fosc = 31 kHz		

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$			V to 3.6V (unless otherwise stated) $^{\circ}C \le T_A \le +85^{\circ}C$ for Industrial			
Parameter No.	Typical ¹ Max		Units Operating Vi Temperature Vi		Vdd	Conditions			
Power-Dov	vn Current (IPD)							
DC60	2.9	_	μA	-40°C					
	4.3	17	μA	+25°C	2.01/				
	8.3		μA	+60°C	2.0V				
	20	27.5	μA	+85°C		– Sleep ⁽²⁾			
	2.9	_	μA	-40°C		Sleep			
	4.3	18	μA	+25°C	2 2)/				
	8.4		μA	+60°C	3.3V				
	20.5	28	μA	+85°C					
DC61	0.07		μA	-40°C		– Low-Voltage Sleep ⁽³⁾			
	0.38	_	μA	+25°C	2.0V				
	2.6		μA	+60°C					
	9.0	_	μA	+85°C					
	0.09	_	μA	-40°C					
	0.42	_	μA	+25°C	3.3V				
	2.75	_	μA	+60°C	3.3V				
	9.0	_	μA	+85°C					
DC70	0.1	_	nA	-40°C					
	18	700	nA	+25°C	2.0V				
	230	_	nA	+60°C	2.00				
	1.8	3	μA	+85°C		Deep Sleep, capacitor on VCAP is			
	5	_	nA	-40°C	3.3V	fully discharged			
	75	900	nA	+25°C					
	540		nA	+60°C					
	1.5	6.0	μA	+85°C					
DC74	0.4	2.0	μA	-40°C to +85°C	0V	RTCC with VBAT mode (LPRC/SOSC)(4			

TABLE 37-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The retention low-voltage regulator is disabled; RETEN (RCON<12>) = 0, LPCFG (CW1<10>) = 1.

3: The retention low-voltage regulator is enabled; RETEN (RCON<12>) = 1, $\overline{\text{LPCFG}}$ (CW1<10>) = 0.

4: The VBAT pin is connected to the battery and RTCC is running with VDD = 0.

DC CHARAC	TERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$			
Parameter No.	Typical ⁽¹⁾ Max		Units	Units Operating Temperature		Conditions	
Incremental	Current Brow	/n-out Rese	et (∆BOR) ⁽²⁾				
DC25	3.1	5.0	μA	-40°C to +85°C	2.0V	4BOR ⁽²⁾	
	4.3	6.0	μA	-40°C to +85°C	3.3V		
Incremental	Current Watc	hdog Time	r (∆WDT) ⁽²⁾	• • •			
DC71	0.8	1.5	μA	-40°C to +85°C	2.0V		
	0.8	1.5	μA	-40°C to +85°C	3.3V	→ △WDT (with LPRC selected) ⁽²⁾	
Incremental	Current HLVI) (AHLVD) ⁽²)	• • •			
DC75	4.2	15	μA	-40°C to +85°C	2.0V		
	4.2	15	μA	-40°C to +85°C	3.3V		
Incremental	Current Real	Time Clock	and Calenc	lar (∆RTCC) ⁽²⁾		-	
DC77	0.30	1.0	μA	-40°C to +85°C	2.0V		
	0.35	1.0	μA	-40°C to +85°C	3.3V	— △RTCC (with SOSC) ⁽²⁾	
DC77A	0.30	1.0	μA	-40°C to +85°C	2.0V	△RTCC (with LPRC) ⁽²⁾	
	0.35	1.0	μA	-40°C to +85°C	3.3V		
Incremental	Current Deep	Sleep BOF	R (ADSBOR)	(2)			
DC81	0.11	0.40	μA	-40°C to +85°C	2.0V	∆Deep Sleep BOR ⁽²⁾	
	0.12	0.40	μA	-40°C to +85°C	3.3V		
Incremental	Current Deep	Sleep Wat	chdog Time	r Reset (∆DSWD1	(²⁾		
DC80	0.24	0.40	μA	-40°C to +85°C	2.0V	∆Deep Sleep WDT ⁽²⁾	
	0.24	0.40	μA	-40°C to +85°C	3.3V		
Incremental	Current LCD	(ALCD) ⁽²⁾					
DC82	0.8	3.0	μΑ	-40°C to +85°C	3.3V	∆LCD External/Internal; ^(2,3) 1/8 MUX, 1/3 Bias	
DC90	20	_	μA	-40°C to +85°C	2.0V	∆LCD Charge Pump; ^(2,4)	
	24	_	μA	-40°C to +85°C	3.3V	1/8 MUX, 1/3 Bias	
VBAT A/D Mo	nitor ⁽⁵⁾						
DC91	1.5	_	μA	-40°C to +85°C	3.3V	VBAT = 2V	
	4.0		μA	-40°C to +85°C	3.3V	VBAT = 3.3V	

TABLE 37-7: DC CHARACTERISTICS: A CURRENT (BOR, WDT, DSBOR, DSWDT, LCD)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Incremental current while the module is enabled and running.

3: LCD is enabled and running, no glass is connected; the resistor ladder current is not included.

4: LCD is enabled and running, no glass is connected.

5: The A/D channel is connected to the VBAT pin internally; this is the current during A/D VBAT operation.

			Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾		Мах	Units	Conditions	
	VIL	Input Low Voltage ⁽³⁾						
DI10		I/O Pins with ST Buffer	Vss		0.2 Vdd	V		
DI11		I/O Pins with TTL Buffer	Vss		0.15 VDD	V		
DI15		MCLR	Vss		0.2 Vdd	V		
DI16		OSCI (XT mode)	Vss		0.2 Vdd	V		
DI17		OSCI (HS mode)	Vss		0.2 Vdd	V		
DI18		I/O Pins with I ² C™ Buffer	Vss		0.3 VDD	V		
DI19		I/O Pins with SMBus Buffer	Vss		0.8	V	SMBus enabled	
	VIH	Input High Voltage ⁽³⁾						
DI20		I/O Pins with ST Buffer: without 5V Tolerance with 5V Tolerance	0.65 Vdd 0.65 Vdd	_	Vdd 5.5	V V		
DI21		I/O Pins with TTL Buffer: without 5V Tolerance with 5V Tolerance	0.25 Vdd + 0.8 0.25 Vdd + 0.8		VDD 5.5	V V		
DI25		MCLR	0.8 Vdd		Vdd	V		
DI26		OSCI (XT mode)	0.7 Vdd		Vdd	V		
DI27		OSCI (HS mode)	0.7 Vdd		Vdd	V		
DI28		I/O Pins with I ² C™ Buffer	0.7 Vdd		5.5	V		
DI29		I/O Pins with SMBus Buffer	2.1		5.5	V	SMBus enabled	
DI30	ICNPU	CNxx Pull-up Current	150	350	550	μA	VDD = 3.3V, VPIN = VSS	
DI30A	ICNPD	CNxx Pull-Down Current	15	70	150	μA	VDD = 3.3V, VPIN = VDD	
	lı∟	Input Leakage Current ⁽²⁾						
DI50		I/O Ports			±1	μA	$Vss \le VPIN \le VDD,$ pin at high-impedance	
DI51		Analog Input Pins			±1	μA	$Vss \le VPIN \le VDD,$ pin at high-impedance	
DI55		MCLR	—		±1	μA	$Vss \leq V PIN \leq V DD$	
DI56		OSCI/CLKI	_	_	±1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ & {\sf EC}, \ {\sf XT} \ {\rm and} \ {\sf HS} \ {\rm modes} \end{split}$	

TABLE 37-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Negative current is defined as current sourced by the pin.

3: Refer to Table 1-3 for I/O pin buffer types.

DUCHARACIERISTICS			Standard Operating Condition			ons: 2.0V to 3.6V (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial		
Param No.	Symbol	Characteristic	Min	Min Typ ⁽¹⁾ Max U		Units	Conditions	
	Vol	Output Low Voltage						
DO10		I/O Ports	—	—	0.4	V	IOL = 6.6 mA, VDD = 3.6V	
			—	—	0.4	V	IOL = 5.0 mA, VDD = 2V	
DO16		OSCO/CLKO	—	—	0.4	V	IOL = 6.6 mA, VDD = 3.6V	
			—	—	0.4	V	IOL = 5.0 mA, VDD = 2V	
	Voн	Output High Voltage						
DO20		I/O Ports	3.0	—	—	V	IOH = -3.0 mA, VDD = 3.6V	
			2.4	—	—	V	ЮН = -6.0 mA, VDD = 3.6V	
			1.65	—	—	V	IOH = -1.0 mA, VDD = 2V	
			1.4	—	—	V	IOH = -3.0 mA, VDD = 2V	
DO26		OSCO/CLKO	2.4	—	—	V	IOH = -6.0 mA, VDD = 3.6V	
			1.4	—	_	V	Iон = -1.0 mA, VDD = 2V	

TABLE 37-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

TABLE 37-10: DC CHARACTERISTICS: PROGRAM MEMORY

			Standard Operating Conditions:2.0V to 3.6V (unless otherwise statedOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	20000	—	_	E/W	-40°C to +85°C
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D132B		VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D133A	Tiw	Self-Timed Word Write Cycle Time	—	20	_	μS	
		Self-Timed Row Write Cycle Time	—	1.5	—	ms	
D133B	TIE	Self-Timed Page Erase Time	20	-	40	ms	
D134	TRETD	Characteristic Retention	20	—	—	Year	If no other specifications are violated
D135	IDDP	Supply Current During Programming	_	5		mA	

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

TABLE 37-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	ng Conditi	ons: -40°C < TA < +85°C (unless oth	nerwise s	stated)			
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments
DVR10	Vbg	Internal Band Gap Reference	_	1.2	—	V	
DVR11	Твс	Band Gap Reference Start-up Time	—	1	—	ms	
DVR20	Vrgout	Regulator Output Voltage	—	1.8	—	V	VDD > 2.0V
DVR21	CEFC	External Filter Capacitor Value	4.7	10	_	μF	Series Resistance < 3Ω recommended; < 5Ω required.
DVR	TVREG	Start-up Time	_	10	—	μS	PMSLP = 1 with any POR or BOR
DVR30	Vlvr	Low-Voltage Regulator Output Voltage	_	1.2	_	V	RETEN = 1, LPCFG = 0

TABLE 37-12: BAND GAP REFERENCE (BGBUFn) SPECIFICATIONS

Operatin	ig Cond	itions: -40°C < TA < +85°C, 2.0	0V < (A)V	DD < 3.6V	(1)		
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments
DBG01		Recommended Output Capacitance for Optimal Transient Response	_	_	22	μF	BGBUF1 or BGBUF2
DBG02		Output Voltage	1.140	1.200	1.260	V	BUFREF<1:0> = 00, 2.0V < AVDD < 3.6V
DBG03			1.945	2.048	2.151	V	BUFREF<1:0> = 01 ⁽²⁾
DBG04			2.432	2.560	2.688	V	BUFREF<1:0> = 10 ⁽²⁾
DBG05			2.918	3.072	3.226	V	BUFREF<1:0> = 11 ⁽²⁾
DBG07		DC Output Resistance	20	—	—	Ω	BUFREF<1:0> = 00, 2.0V < AVDD ≤ 2.5V
DBG08			20	—	—	Ω	BUFREF<1:0> = 00, 2.5V < AVDD < 3.6V
DBG09			20			Ω	BUFREF<1:0> = 01, 10 or 11 ⁽²⁾
DBG10		Maximum Continuous DC Output Current Rating	—	—	1	mA	This value is not tested in production (Note 3)
DBG11		Module Start-up Time from Disabled State	—	5	—	ms	Time from BUFEN and BUFOE = 1 to output stable, CLOAD = 20 μ F
DBG12		Module Start-up Time from Standby Mode	—	100	—	μs	Time from BUFSTBY = 0 to output stable
DBG14		AVDD Active Current	_	100	—	μA	Module enabled, BUFOE = 1

Г

Note 1: No DC loading on module unless otherwise stated.

2: For BUFREF<1:0> \neq 00, (Reference Output Max + 100 mV) < AVDD < 3.6V.

3: To minimize voltage error, the DC loading on the BGBUF output pins should be <100 µA.

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
DVB01	Vbt	Operating Voltage	1.6	—	3.6	V	Battery connected to the VBAT pin, VBTBOR = 0
DVB02			VBATBOR	—	3.6	V	Battery connected to the VBAT pin, VBTBOR = 1
DVB10	VBTADC	VBAT A/D Monitoring Voltage Specification ⁽¹⁾	1.6	—	3.6	V	A/D monitoring the VBAT pin using the internal A/D channel

TABLE 37-13: VBAT OPERATING VOLTAGE SPECIFICATIONS

Note 1: Measuring the A/D value using the A/D is represented by the equation: Measured Voltage = ((VBAT/2)/VDD) * 4096) for 12-bit A/D.

TABLE 37-14: CTMU CURRENT SOURCE SPECIFICATIONS

DC CH	ARACT	ERISTICS	Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Comments	Conditions			
DCT10	IOUT1	CTMU Current Source, Base Range	—	550		nA	CTMUICON<1:0> = 00				
DCT11	IOUT2	CTMU Current Source, 10x Range	-	5.5		μA	CTMUICON<1:0> = 01	2.5V < VDD < VDDMAX			
DCT12	IOUT3	CTMU Current Source, 100x Range	—	55		μΑ	CTMUICON<1:0> = 10	2.5V < VDD < VDDWAX			
DCT13	IOUT4	CTMU Current Source, 1000x Range	—	550	_	μΑ	CTMUICON<1:0> = 11 ⁽²⁾				
DCT21	VΔ	Temperature Diode Voltage Change per Degree Celsius	—	-3	_	mV/°C					

Note 1: Nominal value at center point of current trim range (CTMUICON<7:2> = 000000).

2: Do not use this current range with temperature sensing diode.

TABLE 37-15: USB ON-THE-GO MODULE SPECIFICATIONS

DC CHARACTERISTICS			-	Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
Operati	ng Voltag	e								
DUS01	VUSB3V3	USB Supply Voltage	Greater of: 3.0 or (VDD – 0.3V)	3.3	3.6	V	USB module enabled			
			(VDD – 0.3V) ⁽¹⁾	_	3.6	V	USB disabled, RG2/RG3 are unused and externally pulled low or left in a high-impedance state			
			(VDD – 0.3V)	Vdd	3.6	V	USB disabled, RG2/RG3 are used as general purpose I/O			

Note 1: The VUSB pin may also be left in a high-impedance state under these conditions. However, if the voltage floats below (VDD – 0.3V), this may result in higher IPD currents than specified. The preferred method is to tie the VUSB pin to VDD, even if the USB module is not used.

TABLE 37-16: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Operati	ng Condi	tions: -40°C < TA < +85°C	C (unless otherwise state	d)				
Param No.	Symbol	Charac	Characteristic			Max	Units	Conditions
DC18	Vhlvd	HLVD Voltage on VDD	HLVDL<3:0> = 0100 ⁽¹⁾	3.45	_	3.73	V	
	Transition	HLVDL<3:0> = 0101	3.30	_	3.57	V		
			HLVDL<3:0> = 0110	3.00	_	3.25	V	
			HLVDL<3:0> = 0111	2.80	_	3.03	V	
			HLVDL<3:0> = 1000	2.67	_	2.92	V	
			HLVDL<3:0> = 1001	2.45	_	2.70	V	
			HLVDL<3:0> = 1010	2.33	_	2.60	V	
			HLVDL<3:0> = 1011	2.21	_	2.49	V	
			HLVDL<3:0> = 1100	2.11	_	2.38	V	
			HLVDL<3:0> = 1101	2.10	_	2.25	V	
			HLVDL<3:0> = 1110	2.00	—	2.15	V	
DC101	VTHL	HLVD Voltage on HLVDIN Pin Transition	HLVDL<3:0> = 1111		1.20	_	V	

Note 1: Trip points for values of HLVD<3:0>, from '0000' to '0011', are not implemented.

TABLE 37-17: COMPARATOR DC SPECIFICATIONS

Operati	Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments			
D300	VIOFF	Input Offset Voltage	_	12	±30	mV				
D301	VICM	Input Common-Mode Voltage	0	_	Vdd	V				
D302	CMRR	Common-Mode Rejection Ratio	55	—	_	dB				
D306	IQCMP	AVDD Quiescent Current per Comparator	—	27	_	μΑ	Comparator enabled			
D307	TRESP	Response Time	_	300	_	ns	(Note 1)			
D308	TMC2OV	Comparator Mode Change to Valid Output	—	_	10	μs				

Note 1: Measured with one input at VDD/2 and the other transitioning from VSS to VDD, 40 mV step, 15 mV overdrive.

TABLE 37-18: COMPARATOR VOLTAGE REFERENCE DC SPECIFICATIONS

Operatin	Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)									
Param No.	Symbol	Characteristic Min Typ Max Units Comm								
VR310	TSET	Settling Time	_	_	10	μs	(Note 1)			
VRD311	CVRAA	Absolute Accuracy	-100		100	mV				
VRD312	CVRur	Unit Resistor Value (R)	_	4.5	_	kΩ				

Note 1: Measures the interval while CVR<4:0> transitions from '11111' to '00000'.

TABLE 37-19: OPERATIONAL AMPLIFIER SPECIFICATIONS

Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments
Op Amp	Mode Sp	ecifications					
CM20a	SR	Slew Rate	_	1.2	_	V/µs	SPDSEL = 1
CM20B			_	0.4	_	V/µs	SPDSEL = 0
CM23	GBW	Gain Bandwidth Product	_	2.5	_	MHz	SPDSEL = 1
			_	0.5	_	MHz	SPDSEL = 0
CM33	Vgain	DC Open-Loop Gain	_	80	_	dB	
CM42	VOFFSET	Input Offset Voltage	_	±2	±14	mV	
CM40	VCMR	Common-Mode Input Voltage Range	AVss	_	AVDD	V	
CM45	Ів	Input Bias Current			_	nA	(Note 1)
CM52	VOAMAX	Maximum Output Voltage Swing	AVss + 50	—	AVDD – 50	mV	0.5V input overdrive, no output loading
CM53	ΙΟΑ	Maximum Continuous Output Current Rating (DC or RMS AC)	—	_	±6	mA	This value is not tested in production
CM54a	IQOA	AVDD Quiescent Current	_	190	—	μA	Module enabled, SPDSEL = 1, no output load
CM54b			—	40	—	μA	Module enabled, SPDSEL = 0, no output load
Compar	ator Mode	Specifications					·
CM10a	TRESPL	Large Signal Comparator Response Time	—	500	—	ns	SPDSEL = 1, 3V step with 1.5V input overdrive
				2.6	—	μs	SPDSEL = 0, 3V step with 1.5V input overdrive
CM10B	TRESPS	Small Signal Comparator Response Time	—	1.6	_	μs	SPDSEL = 1, 50 mV step with 15 mV input overdrive
			—	4.6	—	μs	SPDSEL = 0, 50 mV step with 15 mV input overdrive
CM15	VCMCR	Common-Mode Input Voltage Range	AVss	—	AVDD	V	

Note 1: The op amps use CMOS input circuitry with negligible input bias current. The maximum "effective bias current" is the I/O pin leakage specified by electrical Parameter DI51.

37.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ128GC010 family AC characteristics and timing parameters.

TABLE 37-20: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions:	2.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature	-40°C \leq TA \leq +85°C for Industrial
	Operating voltage VDD range as des	scribed in Section 37.1 "DC Characteristics".

FIGURE 37-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 37-21: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosco	OSCO/CLKO Pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSCI
DO56	Сю	All I/O Pins and OSCO	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		_	400	pF	In I ² C™ mode

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 37-3: EXTERNAL CLOCK TIMING




TABLE 37-22: EXTERNAL CLOCK TIMING REQUIREMENTS

АС СН	ARACTE	RISTICS	-	Standard Operating Conditions:2.0V to 3.6V (unless otherwiseOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 1.97		32 48	MHz MHz	EC ECPLL (Note 2)	
		Oscillator Frequency	3.5 4 10 12 31		10 8 32 32 33	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC	
OS20	Tosc	Tosc = 1/Fosc	—	_	_		See Parameter OS10 for FOSC value	
OS25	Тсү	Instruction Cycle Time ⁽³⁾	62.5	_	DC	ns		
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	_	—	ns	EC	
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	—	20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽⁴⁾	—	6	10	ns		
OS41	TckF	CLKO Fall Time ⁽⁴⁾	—	6	10	ns		

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Represents input to the system clock prescaler. PLL dividers and postscalers must still be configured so that the system clock frequency does not exceed the maximum frequency shown in Figure 37-1.

3: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

4: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TcY) and high for the Q3-Q4 period (1/2 TcY).

TABLE 37-23: PLL CLOCK TIMING SPECIFICATIONS

			Standard Operating	3.6V (unless otherwise stated) TA \leq +85°C for Industrial			
Param No.	Symbol	Characteristic	Min Typ Max			Units	Conditions
OS50	Fplli	PLL Input Frequency Range ⁽¹⁾	1.97	4	4.04	MHz	ECPLL, XTPLL, HSPLL or FRCPLL modes
OS52	TLOCK	PLL Start-up Time (Lock Time)	—	—	128	μS	
OS53	DCLK	CLKO Stability (Jitter)	-0.25	_	0.25	%	

Note 1: The PLL accepts a 1.97 MHz to 4.04 MHz input frequency. Higher input frequencies, up to 48 MHz, may be supplied to the PLL if they are prescaled down by the PLLDIVx Configuration bits into the 1.97 MHz to 4.04 MHz range.

TABLE 37-24: INTERNAL RC ACCURACY


AC CHA	RACTERISTICS	Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Characteristic	Min	Тур	Max	Units Conditions		
F20	FRC Accuracy @ 8 MHz ⁽⁴⁾	-1	±0.15	1	%	$\begin{array}{l} 2.0V \leq V \text{DD} \leq 3.6 \text{V}, \ 0^\circ \text{C} \leq \text{TA} \leq +85^\circ \text{C} \\ \textbf{(Note 1)} \end{array}$	
		-1.5		1.5	%	$2.0V \le V$ DD $\le 3.6V$, $-40^{\circ}C \le T$ A < $0^{\circ}C$	
		-0.20	±0.05	0.20	%	$\begin{array}{l} 2.0V \leq V \text{DD} \leq 3.6V, \ \text{-}40^\circ C \leq T \text{A} \leq \text{+}85^\circ C,\\ \text{self-tune is enabled and locked (Note 2)} \end{array}$	
F21	LPRC @ 31 kHz	-20	—	20	%		
F22	OSCTUN Step-Size		0.05		%/bit		
F23	FRC Self-Tune Lock Time	_	<5	8	ms	(Note 3)	

Note 1: To achieve this accuracy, physical stress applied to the microcontroller package (ex., by flexing the PCB) must be kept to a minimum.

- 2: Accuracy measured with respect to reference source accuracy.
- **3:** Time from reference clock is stable and in range until the FRC is tuned within the range specified by F20 (with self-tune).
- 4: Other frequencies that are derived from the FRC (either through digital division by prescalers or multiplication through a PLL) will also have the same accuracy tolerance specifications as provided here.

TABLE 37-25: RC OSCILLATOR START-UP TIME

				Standard Operating Conditions:2.0V to 3.6V (unless otherwise st -40°C \leq TA \leq +85°C for Industrial					
Param No.	Symbol	Characteristic	Min Typ Max Un			Units	Conditions		
FR0	TFRC	FRC Oscillator Start-up Time	—	15	_	μS			
FR1 TLPRC Low-Power RC Oscillator Start-up Time			—	50	_	μS			






TABLE 37-26: CLKO AND I/O TIMING REQUIREMENTS

AC CHA				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Conditions				
DO31	TIOR	Port Output Rise Time		5	25	ns			
DO32	TIOF	Port Output Fall Time	_	5	25	ns			
DI35	TINP	INTx Pin High or Low Time (input)	20	_	—	ns			
DI40	Trbp	CNx High or Low Time (input)	2	_	—	Тсү			

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

АС СН	ARACTE	RISTICS	Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions			
SY10	TMCL	MCLR Pulse Width (Low)	2	_	—	μS				
SY12	TPOR	Power-on Reset Delay	_	2	_	μs				
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	Lesser of: (3 Tcy + 2) or 700	_	(3 Tcy + 2)	μS				
SY25	TBOR	Brown-out Reset Pulse Width	1	_	—	μS	$VDD \leq VBOR$			
SY45	TRST	Internal State Reset Time	_	50	_	μs				
SY70	Toswu	Deep Sleep Wake-up Time	—	200	—	μS	VCAP fully discharged before wake-up			
SY71	Трм	Program Memory Wake-up Time	—	20	—	μS	Sleep wake-up with PMSLP = 0			
			—	1	—	μS	Sleep wake-up with PMSLP = 1			
SY72	Tlvr	Low-Voltage Regulator Wake-up Time	—	90	—	μS	Sleep wake-up with PMSLP = 0			
			—	70	—	μS	Sleep wake-up with PMSLP = 1			

TABLE 37-27: RESET AND BROWN-OUT RESET REQUIREMENTS


TABLE 37-28: 12-BIT PIPELINE A/D MODULE SPECIFICATIONS

AC CH	ARACTER	ISTICS	Standard O Operating te				3.6V (unless otherwise stated) TA \leq +85°C for Industrial
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
			Devi	ce Supp	bly		
AD01	AVdd	Module VDD Supply	Greater of: (VDD – 0.3) or 2.0	—	Lesser of: (VDD + 0.3) or 3.6	V	
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V	
AD03	IQADC1	AVDD Current		0.4	_	mA	VDD = AVDD = 3.3V, 1 MHz A/D clock, PWRLVL = 0, A/D active and not halted
	IQADC8		_	2	_	mA	VDD = AVDD = 3.3V, 8 MHz A/D clock, PWRLVL = 1, A/D active and not halted
			Refere	ence Inp	outs		
AD05	VREFH	Reference Voltage High	AVss + 1.8		AVdd	V	
AD06	VREFL	Reference Voltage Low	AVss		VREFH – 1.2	V	
AD07	VREF	Absolute Reference	AVss - 0.3		AVDD + 0.3	V	
		Voltage	AVss + 1.8		AVDD + 0.3	V	REFPUMP = 0
			AVss + 1.2		2.0	V	REFPUMP = 1
			Ana	log Inpu	ut		
AD10	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	(Note 2)
AD11	VIN	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V	
AD12	VINL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/3	V	
AD13	Ilkg	Leakage Current	_	±1.0	610	nA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V, Source Impedance = $2.5 \text{ k}\Omega$
		1	A/D	Accurac	cy		1
AD20B	Nr	Resolution	—	12		bits	
AD21B	INL	Integral Nonlinearity	-6	_	+6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD22B	DNL	Differential Nonlinearity	-3		+3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V (Note 3)
AD23B	Gerr	Gain Error	-8		+8	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD24B	EOFF	Offset Error	-12	—	+12	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD25B		Monotonicity		_		—	(Note 1)

Note 1: The A/D conversion result never decreases with an increase in the input voltage.

2: Measurements are taken with the external AVREF+ and AVREF- used as the A/D voltage reference.

3: Overall accuracy can be improved if 4 or more consecutive measurements are averaged. For details, see the "PIC24F Family Reference Manual", "12-Bit, High-Speed Pipeline A/D Converter" (DS30686).








TABLE 37-29: 12-BIT PIPELINE A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾

AC CHARACTERISTICS			Standard O Operating t			2.0V to 3.6V (unless otherwise stated) -40°C \leq TA \leq +85°C for Industrial		
Param No.	Sym Characteristic Min. Ivp Max.		Units	Conditions				
			Clock F	arameters	6			
AD50	TAD	A/D Clock Period	100	_	1000	ns		
		·	Conve	rsion Rate				
AD55	tCONV	Single Conversion Latency	_	9		TAD		
AD56	FCNV	Throughput Rate	—	—	10	Msps	AVDD > 2.7V	
AD57	tSAMP	Sample Time	0.5	—	31	TAD		
			Clock F	arameters	5			
AD61	tPSS	Sample Start Delay from Setting Sample bit (SAMP)	—	—	1	Tad		

Note 1: The 31 TAD value is the maximum set by the SAMCx bits. Long (up to indefinite) sampling times are allowed on the channel selected by ADTBL0 when the A/D is Idle.

AC CHA	ARACI	FERISTICS	Operating C	Operating Conditions: -40°C < TA < +85°C, 2.0V < (A)VDD < 3.6V ⁽¹⁾						
Param No.	Sym	Characteristic	Min	Тур	Max	Units	Comments			
DAC01		Resolution	10	_	_	bits				
DAC02		DVREF+ Input Voltage Range	—	_	AVdd	V				
DAC03	DNL	Differential Linearity Error	-1	—	+1	LSb				
DAC04	INL	Integral Linearity Error	-2.5	—	+2.5	LSb				
DAC05		Offset Error	-20	—	+20	mV	Code 000h			
DAC06		Gain Error	-2.5	-2.5 — 2.5		LSb	Code 3FFh, not including offset error			
DAC07		Monotonicity		(Note 2)						
DAC08		Maximum Output Voltage Swing	AVss + 20	—	AVDD – 20	mV	No output load			
DAC09		Slew Rate	_	3.8	_	V/µs				
DAC10		Settling Time	—	0.9	—	μs	Within ½ LSb of final value, transition from ¼ to ¾ full-scale range			
DAC11		Maximum Continuous Output Current Rating (DC or AC RMS)	—	—	6	mA	This value is not tested in production			
DAC12		AVDD Quiescent Current		700		μA	Module enabled, DAC Reference = AVDD, no output load			
DAC13		DVREF+ Quiescent Current	—	330	—	μA	Module enabled, DAC Reference = DVREF+			

TABLE 37-30: 10-BIT DAC SPECIFICATIONS


Note 1: Unless otherwise stated, test conditions are with VDD = AVDD = DVREF + = 3.3V, 3 k Ω load to Vss.


2: DAC output voltage never decreases with an increase in the data code.

AC Char	acterist	ics	Operating	Operating Conditions: -40°C < TA < +85°C, 2.0V < SVDD < 3.6V						
Param No.	Sym	Characteristics	Min	Typ ⁽¹⁾	Max	Units	Comments			
SDC01		SVREF+ Input Voltage Range	SVREF-	—	SVDD	V				
SDC02		SVREF- Input Voltage Range	SVss	—	SVREF+	V				
SDC03		Analog Channel Absolute Input Voltage Range	SVss	—	SVDD	V	Full range accepted, independent of SVREF+/SVREF-			
SDC04		Analog Channel Differential Input Voltage Range	-	_	±SVDD	V	Limit differential input to ±[(SVREF+ – SVREF-)/GAIN] for non-saturated result			
SDC05	INL	Integral Linearity Error	-20	6	+20	LSb	See Figure 37-8			
SDC06A		Offset Error	-12	10	+12	mV	1x Gain mode without using VOSCAL, offset error is mostly independent of gain setting			
SDC06B			—	0.0	_	mV	1x Gain mode, after VOSCAL based firmware correction			
SDC08		Unadjusted Gain Error	-10	-6	-0.001	%	1x Gain mode uncorrected			
SDC09B		SINAD	—	75	—	dB	OSR 1024, high dithering enabled, 25 Hz input			
SDC10		Differential Input Impedance	-	684	_	kΩ	4 MHz A/D clock, input impedance is proportional to 1/(A/D Clock Frequency)			
SDC13		A/D Clock Input Frequency	1	_	4	MHz				
SDC14		SVDD Operating Current	—	3.6		mA	Module enabled, 4 MHz A/D clock, SVDD/SVss as A/D reference, PWRLVL = 1			

TABLE 37-31: 16-BIT SIGMA-DELTA A/D CONVERTER SPECIFICATIONS


Note 1: Unless otherwise stated, typical column test conditions are with VDD = AVDD = SVDD = 3.3V, +25°C, 1x Gain mode, OSR 1024, chopping enabled, SVDD/SVSs are used as A/D references.





38.0 PACKAGING INFORMATION


38.1 Package Marking Information



Legend	: XXX Y YY WW NNN (©3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

38.2 Package Marking Information (Continued)

121-BGA (10x10x1.1 mm)




Example



38.3 Package Details

The following sections give the technical details of the packages.


64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]



Microchip Technology Drawing C04-149C Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		64	
Pitch	е		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E		9.00 BSC	
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dir	mension Limits	MIN	NOM	MAX
Number of Leads	Ν		64	
Lead Pitch	е		0.50 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		S
Dimensi	on Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B


121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-148 Rev D Sheet 1 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA–Formerly XBGA]





DETAIL B

Units		Ν	MILLIMETER	S
Dimension	l Limits	MIN	NOM	MAX
Number of Contacts	N		121	
Contact Pitch	е		0.80 BSC	
Overall Height	A	1.00	1.10	1.20
Standoff	A1	0.25	0.30	0.35
Molded Package Thickness	A2	0.55	0.60	0.65
Overall Width	E		10.00 BSC	
Array Width	E1		8.00 BSC	
Overall Length	D		10.00 BSC	
Array Length	D1		8.00 BSC	
Contact Diameter	b		0.40 TYP	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

3. The outer rows and colums of balls are located with respect to datums A and B.

Microchip Technology Drawing C04-148 Rev D Sheet 2 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		S
Dimension	n Limits	MIN	NOM	MAX
Contact Pitch	E1		0.80 BSC	
Contact Pitch	E2		0.80 BSC	
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Diameter (X121)	X			0.32

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148 Rev D

APPENDIX A: REVISION HISTORY

Revision A (July 2012)

Original data sheet for the PIC24FJ128GC010 family of devices.

Revision B (May 2013)

Changes descriptive title on Page 1 to "16-Bit Flash Microcontrollers with 12-Bit Pipeline A/D, Sigma-Delta A/D, USB On-The-Go and XLP Technology".

Adds CoreMark[®] rating to the **"High-Performance CPU"** section on Page 2.

Removes all references to JTAG device programming throughout the document.

Corrects the default Doze mode ratio as 1:8 (previously described as 1:1) throughout the document.

Corrects the default FRC postscaler setting to 1:2.

Corrects references in **Section 10.4.6** "**Deep Sleep WDT**" regarding the Configuration register for the DSWDTOSC and DSWDPS<4:0> bits.

Changes the description of the behavior of the UERRIF bit in the U1IR register, from "Read-Only" to "Read, Write 1 to Clear", in both contexts of the register.

Corrects the low end of the operating range of the voltage regulator, described in **Section 34.2 "On-Chip Voltage Regulator**", to 2.0V.

Updates Section 37.0 "Electrical Characteristics":

- Adds maximum specifications to most
 DC Specifications
- Adds systematic parameter numbers to existing DC and AC Specifications that were previously not numbered
- Moves DC Specification for USB module from Table 37-4 to a new Table 37-15; all subsequent tables are renumbered accordingly
- Updates most typical and maximum specifications in the following tables:
 - Table 37-12 (Band Gap Reference (BGBUFn) Specifications)
 - Table 37-19 (Operational Amplifier Specifications)
 - Table 37-28 (12-bit Pipeline A/D Module Specifications)
 - Table 37-30 (10-Bit DAC Specifications)
 - Table 37-31 (16-Bit Sigma-Delta A/D Converter Specifications)

Other minor typographic changes and updates throughout.

NOTES:

INDEX

	۱.
F	٩.
-	-

A/D	
Operation	
Registers	
AC Characteristics	
10-Bit DAC Converter	
12-Bit Pipeline A/D Conversion	
Timing Requirements	
12-Bit Pipeline A/D Module	
16-Bit Sigma-Delta A/D Converter	
CLKO and I/O Timing Requirements	
External Clock Timing	438
Internal RC Accuracy	
Load Conditions and Requirements	
for Specifications	
PLL Clock Timing	
RC Oscillator Start-up Time	
Reset and Brown-out Reset Requirements	
Advanced Analog Features	14, 341
Shared Analog Pins	
Alternate Interrupt Vector Table (AIVT)	103
Assembler	
MPASM Assembler	

В

Block Diagrams	
12-Bit A/D Converter Single-Ended Analog	
Input Model	367
12-Bit Pipeline A/D Converter	
16-Bit Asynchronous Timer3 and Timer5	
16-Bit Synchronous Timer2 and Timer4	
16-Bit Timer1 Module	
32-Bit Timer2/3 and Timer4/5	
Accessing Program Memory Using	. 210
Table Instructions	00
Addressing for Table Registers	
0 0	
Analog Block (overview)	
BDT Mapping for Endpoint Buffering Modes	
CALL Stack Frame	
Comparator Voltage Reference	
CPU Programmer's Model	
CRC Module	
CRC Shift Engine Detail	. 335
CTMU Connections and Internal Configuration for	
Capacitance Measurement	. 390
CTMU Typical Connections and Internal	
Configuration for Pulse Delay Generation	. 391
CTMU Typical Connections and Internal	
Configuration for Time Measurement	391
Data Access from Program Space	
Address Generation	
Data Signal Modulator	
DMA Controller	
EDS Address Generation for Read	
EDS Address Generation for Write	
High/Low-Voltage Detect (HLVD)	
I ² C Module	
Individual Comparator Configurations, CREF = 0	. 382
Individual Comparator Configurations,	
CREF = 1, CVREFP = 0	. 383
Individual Comparator Configurations,	
CREF = 1, CVREFP = 1	. 383
Input Capture x	. 223

LCD Controller	315
MCLR Pin Connections Example	34
On-Chip Regulator Connections	409
Output Compare x (16-Bit Mode)	228
Output Compare x (Double-Buffered,	
16-Bit PWM Mode)	230
PCI24FJ128GC010 Family (General)	18
PIC24F CPU Core	40
PSV Operation (Lower Word)	82
PSV Operation (Upper Word)	
Recommended Minimum Connections	
Reset System	
RTCC	
Shared I/O Port Structure	
Sigma-Delta A/D Converter	
Simplified Single DAC	
Single Operational Amplifier	
SPIx Master, Frame Master Connection	
SPIx Master, Frame Slave Connection	246
SPIx Master/Slave Connection	
(Enhanced Buffer Modes)	245
SPIx Master/Slave Connection (Standard Mode).	
SPIx Module (Enhanced Mode)	
SPIx Module (Standard Mode)	
SPIx Slave, Frame Master Connection	
SPIx Slave, Frame Slave Connection	
System Clock	
Triple Comparator Module	
UARTx (Simplified)	
USB OTG Bus-Powered Interface Example	
USB OTG Dual Power Mode Example	
USB OTG Host Interface Example	
USB OTG Interface Example	
USB OTG Interrupt Funnel	
USB OTG Module	
USB OTG Self-Power Only Mode	
USB PLL	167
Watchdog Timer (WDT)	410

С

C Compilers	
MPLAB C18	414
Charge Time Measurement Unit. See CTMU.	
Code Examples	
Basic Clock Switching	166
Configuring UART1 Input/Output	
Functions (PPS)	196
EDS Read From Program Memory in	
Assembly Code	81
EDS Read in Assembly Code	75
EDS Write in Assembly Code	76
Erasing a Program Memory Block (Assembly)	94
Erasing a Program Memory Block (C Language)	95
Initiating a Programming Sequence	95
Loading the Write Buffers	95
Port Write/Read in Assembly	191
Port Write/Read in C	191
PWRSAV Instruction Syntax	
Setting the RTCWREN Bit	324
Single-Word Flash Programming	96
Single-Word Flash Programming (C Language).	96
The Repeat Sequence	175

Code Protection	411
Code Segment Protection	411
Configuration Options	
Configuration Protection	412
General Segment Protection	
Comparator Voltage Reference	387
Configuring	
Configuration Bits	
Core Features	
CPU	
Arithmetic Logic Unit (ALU)	
Clocking Scheme	160
Control Registers	
Core Registers	
Programmer's Model	
CRC	
Polynomials	336
Setup Examples for 16 and 32-Bit Polynomials	336
User Interface	336
CTMU	
Measuring Capacitance	389
Measuring Time	390
Pulse Delay and Generation	390
Customer Change Notification Service	467
Customer Notification Service	467
Customer Support	467

D

Data Memory	
Address Space	47
Extended Data Space (EDS)	74
Memory Map	47
Near Data Space	48
SFR Space	48
Software Stack	77
Space Organization, Alignment	48
Data Signal Modulator	
Data Signal Modulator (DSM)	
DC Characteristics	
Comparator	
Comparator Voltage Reference	
CTMU Current Source	
Delta Current (BOR, WDT, DSBOR,	
DSWDT, LCD)	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
Deep Sleep WDT	
Development Support	
Device Features	
100/121-Pin	17
64-Pin	
Direct Memory Access (DMA) Controller	14
Direct Memory Access Controller. See DMA.	
DMA	83
Channel Trigger Sources	
Peripheral Module Disable (PMD)	
Summary of Operations	
Types of Data Transfers	
Typical Setup	
Dual Operational Amplifier	
· ·	

Ε

Electrical Characteristics	
Absolute Maximum Ratings	425
Band Gap (BGBUFn) Reference	433
Capacitive Loading on Output Pins	437
High/Low-Voltage Detect	435
Internal Voltage Regulator	433
Operational Amplifier	436
Thermal Operating Conditions	
Thermal Packaging Characteristics	426
V/F Graph	426
VBAT Operating Voltage	434
Enhanced Parallel Master Port (EPMP)	303
Enhanced Parallel Master Port. See EPMP.	
EPMP	
Key Features	303
Package Variations	303
Equations	
16-Bit, 32-Bit CRC Polynomials	336
Baud Rate Reload Calculation	251
Calculating the PWM Period	230
Calculation for Maximum PWM Resolution	231
Estimating USB Transceiver	
Current Consumption	269
Relationship Between Device and SPIx	
Clock Speed	
UARTx Baud Rate with BRGH = 0	258
UARTx Baud Rate with BRGH = 1	258
Errata	
Extended Data Space (EDS)	303

F

Flash Configuration Word Locations	399
Flash Configuration Words	46
Flash Program Memory	
and Table Instructions	
Enhanced ICSP Operation	
Programming Algorithm	
Programming Operations	
RTSP Operation	
Single-Word Programming	

G

Getting Started	
Basic Connection Requirements	33
External Oscillator Pins	37
ICSP Operation	
Analog and Digital Pin Configuration	38
Pins	36
Master Clear Reset (MCLR) Pin	34
Power Supply Pins	34
Voltage Regulator (VCAP)	35

Н

High/Low-Voltage Detect (HLVD)	397
--------------------------------	-----

L

I/O Ports	
Analog Port Pins Configuration (ANSx)	184
Analog/Digital Function of an I/O Pin	184
Input Change Notification (ICN)	191
Input Voltage Levels for Port/Pin	
Tolerated Description Input	
Open-Drain Configuration	
Parallel (PIO)	
Peripheral Pin Select Pull-ups and Pull-Downs	
Selectable Input Sources	
Selectable Output Sources	
l ² C	
Clock Rates	251
Communicating as Master in Single	
Master Environment	249
Reserved Addresses	251
Setting Baud Rate as Bus Master	251
Slave Address Masking	251
Input Capture	
32-Bit Cascaded Mode	
Operations	
Synchronous and Trigger Modes	
Input Capture with Dedicated Timers	
Instruction Set Overview	410
Summary	
Symbols Used in Opcode Descriptions	
Interfacing Program and Data Spaces	
Inter-Integrated Circuit. See I ² C.	
Internal Band Gap References	341
Internet Address	
Interrupt Controller	103
Interrupt Vector Table (IVT)	103
Interrupts	
Control and Status Registers	
Implemented Vectors	
Reset Sequence	
Setup and Service Procedures	
Trap Vectors	
Vector Table	104
J	
JTAG Interface	412
K	
Key Features	399
L	
LCD Controller	
Liquid Crystal Display (LCD) Controller	
Low-Voltage/Retention Regulator	173
Μ	
	45
Memory Organization Microchip Internet Web Site	
Modulator. See Data Signal Modulator.	
	111
MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development	
Environment Software	/12
MPLAB PM3 Device Programmer	
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	

I			I	
	1	¢		

Near Data Space	48
0	
On-Chip Voltage Regulator	409
POR	
Standby Mode	
Oscillator Configuration	
Clock Switching	165
Sequence	
Configuration Bit Values for Clock Selection	
FRC Self-Tuning	
Initial Configuration on POR	
USB Operation	
Special Considerations	168
Output Compare 32-Bit Cascaded Mode	227
Operations	
Synchronous and Trigger Modes	
Output Compare with Dedicated Timers	
P	
Packaging	
Details	
Marking	447
Peripheral Pin Select (PPS)	
Available Peripherals and Pins	
Configuration Control	
Considerations for Use	
Input Mapping	
Mapping Exceptions	
Output Mapping	
Peripheral Priority	
Registers	197
Pin Descriptions	0
100-Pin Devices	
121-Pin Devices (BGA)	
64-Pin Devices	
Pinout Descriptions	
Power-Saving Features Clock Frequency and Clock Switching	
Doze Mode	
Hardware-Based Modes	
Instruction-Based Modes	
Deep Sleep	
I/O Pins	
Retention Mode	
Idle	
Sleep	
Low-Voltage/Retention Sleep	
Power-on Resets (PORs)	
Selective Peripheral Control	
Vbat Mode	
I/O Pins	177
With no RTCC	177
Product Identification System	469
Program Memory	
Access Using Table Instructions	
Address Construction	
Address Space	
Flash Configuration Words	
Hard Memory Vectors	
Memory Maps	
Organization	
Reading From Program Memory Using EDS	81

Program Verification411
Pulse-Width Modulation (PWM) Mode229
Pulse-Width Modulation. See PWM.
PWM
Duty Cycle and Period230
Р
R
Reader Response468
Real-Time Clock and Calendar (RTCC)
Reference Clock Output
Register Maps
12-Bit Pipeline A/D Converter61
Analog Configuration60
Band Gap Buffer Interface70
Comparators
CPU Core
CTMU
Cyclic Redundancy Check (CRC)
DAC
DAC
Deep Sleep
DMA
I ² C
ICN
Input Capture53
Interrupt Controller
LCD Controller67
NVM73
Op Amp57
Output Compare54
PADCFG1 (Pad Configuration)
Parallel Master/Slave Port69
Peripheral Module Disable (PMD)73
Peripheral Pin Select (PPS)71
PORTA57
PORTB
PORTC
PORTD
PORTE
PORTF
PORTG
Real-Time Clock and Calendar (RTCC)
Sigma-Delta A/D
SPI
System Control (Clock and Reset)
Timers
UART
USB OTG
Registers ACCONH (A/D Accumulator Control High)
ACCONL (A/D Accumulator Control Low)
ADCHITH (A/D Match Hit High)
ADCHITL (A/D Match Hit Low)
ADCON1 (A/D Control 1)
ADCON2 (A/D Control 2)
ADCON3 (A/D Control 3)
ADLnCONH (A/D Sample List n Control High)355
ADLnCONL (A/D Sample List n Control Low)
ADLnMSEL0 (A/D Sample List n Multi-Channel
Select 0)
ADLnMSEL1 (A/D Sample List n Multi-Channel
Select 1)
ADLnMSEL2 (A/D Sample List n Multi-Channel
Select 2)
ADLnMSEL3 (A/D Sample List n Multi-Channel
Select 3)

	360
ADLnPTR (A/D Sample List n Pointer)	
ADLnSTAT (A/D Sample List n Status)	
ADSTATH (A/D Status High)	
ADSTATL (A/D Status Low)	354
ADTBLn (A/D Sample Table Entry n)	360
ADTHnH (A/D Sample Table n Threshold	
Value High)	364
	304
ADTHnL (A/D Sample Table n Threshold	
Value Low)	
ALCFGRPT (Alarm Configuration)	328
ALMINSEC (Alarm Minutes and	
Seconds Value)	332
ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and Hours Value)	
AMPxCON (Op Amp x Control)	378
ANSA (PORTA Analog Function Selection)	186
ANSB (PORTB Analog Function Selection)	
ANSC (PORTC Analog Function Selection)	
ANSD (PORTD Analog Function Selection)	
ANSE (PORTE Analog Function Selection)	
ANSF (PORTF Analog Function Selection)	189
ANSG (PORTG Analog Function Selection)	
BDnSTAT Prototype (Buffer Descriptor n Status,	
	070
CPU Mode)	273
BDnSTAT Prototype (Buffer Descriptor n Status,	
USB Mode)	272
BUFCON0 (Internal Voltage Reference Control)	344
BUFCONx (Band Gap Buffers 1, 2 Control)	
CLKDIV (Clock Divider)	
CMSTAT (Comparator Status)	385
CMxCON (Comparator x Control,	
Comparators 1-3)	384
CORCON (CPU Control)	
CORCON (CPU Core Control)	
CRCCON1 (CRC Control 1)	338
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2)	338 339
CRCCON1 (CRC Control 1)	338 339
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte)	338 339 340
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte)	338 339 340 339
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1)	338 339 340 339 392
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2)	338 339 340 339 392 393
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control)	338 339 340 339 392 393
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage	338 339 340 339 392 393 395
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage	338 339 340 339 392 393 395
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control)	 338 339 340 339 392 393 395 388
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1)	 338 339 340 339 392 393 395 388 400
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2)	 338 339 340 339 392 393 395 388 400 402
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3)	 338 339 340 339 392 393 395 388 400 402 404
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 4)	 338 339 340 339 392 393 395 388 400 402 404 406
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3)	 338 339 340 339 392 393 395 388 400 402 404 406
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 4)	 338 339 340 339 392 393 395 388 400 402 404 406 376
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 4) DACxCON (DACx Control) DEVID (Device ID)	 338 339 340 339 392 393 395 388 400 402 404 406 376 408
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 4) DACxCON (DACx Control) DEVID (Device ID) DEVREV (Device Revision)	 338 339 340 339 392 393 395 388 400 402 404 406 376 408 408
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 4) DACxCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 88
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACxCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control) DMACON (DMA Engine Control)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 88 87
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control) DMAINTn (DMA Channel n Interrupt)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 88 87 89
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACxCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control) DMACON (DMA Engine Control)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 88 87 89
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACxCON (DACx Control) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMACHn (DMA Channel n Control) DMAINTn (DMA Channel n Interrupt) DSCON (Deep Sleep Control)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 88 87 89 178
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMACHn (DMA Channel n Control) DMAINTn (DMA Channel n Interrupt) DSCON (Deep Sleep Control) DSWAKE (Deep Sleep Wake-up Source)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 88 87 89 178 179
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACxCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMAINTn (DMA Channel n Interrupt) DSCON (Deep Sleep Control) DSWAKE (Deep Sleep Wake-up Source) HLVDCON (High/Low-Voltage Detect Control)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 88 87 89 178 179 398
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2). CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control). CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACX Control) DEVID (Device ID) DEVREV (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMAINTn (DMA Channel n Interrupt). DSCON (Deep Sleep Control) DSWAKE (Deep Sleep Wake-up Source) HLVDCON (High/Low-Voltage Detect Control)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 88 88 179 398 252
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2). CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control). CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2). CW3 (Flash Configuration Word 2). CW3 (Flash Configuration Word 3). CW4 (Flash Configuration Word 3). CW4 (Flash Configuration Word 3). DACXCON (DACx Control) DEVID (Device ID) DEVREV (Device Revision) DMACHn (DMA Channel n Control). DMACN (DMA Engine Control). DMACN (DMA Engine Control). DMAINTn (DMA Channel n Interrupt). DSCON (Deep Sleep Wake-up Source). HLVDCON (High/Low-Voltage Detect Control) I2CxMSK (I2Cx Slave Mode Address Mask)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 88 88 179 398 252 255
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2). CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control). CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2). CW3 (Flash Configuration Word 2). CW3 (Flash Configuration Word 3). CW4 (Flash Configuration Word 3). CW4 (Flash Configuration Word 3). DACXCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control). DMACN (DMA Engine Control). DMACN (DMA Engine Control). DMAINTn (DMA Channel n Interrupt). DSCON (Deep Sleep Wake-up Source). HLVDCON (High/Low-Voltage Detect Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 88 88 179 398 252 255 254
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMACN (DMA Engine Control) DMACN (DMA Channel n Interrupt). DSCON (Deep Sleep Wake-up Source) HLVDCON (High/Low-Voltage Detect Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXSTAT (I2Cx Status) ICXCON1 (Input Capture x Control 1)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 88 178 178 178 178 398 252 255 254 225
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMACN (DMA Engine Control) DMACN (DMA Channel n Interrupt). DSCON (Deep Sleep Wake-up Source) HLVDCON (High/Low-Voltage Detect Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXSTAT (I2Cx Status) ICXCON1 (Input Capture x Control 1)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 88 178 178 178 178 398 252 255 254 225
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMACN (DMA Engine Control) DSVAKE (Deep Sleep Control) DSWAKE (Deep Sleep Control) I2CXCON (I2Cx Control) I2CXCON (I2Cx Status) I2CXON1 (Input Capture x Control 1) ICXCON2 (Input Capture x Control 2)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 88 776 408 88 179 398 252 255 254 225 225
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMACN (DMA Engine Control) DSVAKE (Deep Sleep Control) DSWAKE (Deep Sleep Control) I2CXCON (I2Cx Control) I2CXCON (I2Cx Status) I2CXMSK (I2Cx Status) I2CXCON1 (Input Capture x Control 1) ICXCON2 (Input Capture x Control 2) IECO (Interrupt Enable Control 0)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 88 776 408 88 178 179 398 252 255 254 225 225 225 225 225
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMACN (DMA Engine Control) DSVAKE (Deep Sleep Control) DSWAKE (Deep Sleep Control) DSWAKE (Deep Sleep Wake-up Source) HLVDCON (High/Low-Voltage Detect Control) I2CXCON (I2Cx Status) I2CXON1 (Input Capture x Control 1) ICXCON2 (Input Capture x Control 2) IECO (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 408 408 408 8 8 778 178 179 398 252 255 254 225 225 225 225 225 225 225
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control) CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 4) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMACN (DMA Engine Control) DMAINTn (DMA Channel n Interrupt) DSCON (Deep Sleep Control) DSWAKE (Deep Sleep Wake-up Source) HLVDCON (High/Low-Voltage Detect Control) I2CxMSK (I2Cx Status) I2CXON1 (Input Capture x Control 1) ICXCON2 (Input Capture x Control 2) IECO (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 2)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 408 408 408 8 778 179 398 255 254 225 225 225 225 225 225 225 225
CRCCON1 (CRC Control 1) CRCCON2 (CRC Control 2) CRCXORH (CRC XOR Polynomial, High Byte) CRCXORL (CRC XOR Polynomial, Low Byte) CTMUCON1 (CTMU Control 1) CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control). CVRCON (Comparator Voltage Reference Control) CW1 (Flash Configuration Word 1) CW2 (Flash Configuration Word 2) CW3 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) CW4 (Flash Configuration Word 3) DACXCON (DACx Control) DEVID (Device ID) DEVID (Device Revision) DMACHn (DMA Channel n Control) DMACN (DMA Engine Control) DMACN (DMA Engine Control) DMACN (DMA Channel n Interrupt) DSCON (Deep Sleep Control) DSWAKE (Deep Sleep Wake-up Source) HLVDCON (High/Low-Voltage Detect Control) I2CxCON (I2Cx Status) I2CXON1 (Input Capture x Control 1) ICXCON2 (Input Capture x Control 2) IECO (Interrupt Enable Control 0) IEC1 (Interrupt Enable Control 1)	338 339 340 339 392 393 395 388 400 402 404 406 376 408 408 408 408 408 8 778 179 398 255 254 225 225 225 225 225 225 225 225

IEC4 (Interrupt Enable Control 4) 128
IEC5 (Interrupt Enable Control 5) 129
IEC6 (Interrupt Enable Control 6)
IEC7 (Interrupt Enable Control 7)
IFS0 (Interrupt Flag Status 0)
IFS1 (Interrupt Flag Status 1) 114
IFS2 (Interrupt Flag Status 2)
IFS3 (Interrupt Flag Status 3) 117
IFS4 (Interrupt Flag Status 4) 118
IFS5 (Interrupt Flag Status 5) 119
IFS6 (Interrupt Flag Status 6) 120
IFS7 (Interrupt Flag Status 7) 121
INTCON1 (Interrupt Control 1)
INTCON2 (Interrupt Control 2)
INTTREG (Interrupt Controller Test)
IPC0 (Interrupt Priority Control 0)
IPC1 (Interrupt Priority Control 1)
IPC10 (Interrupt Priority Control 10) 142
IPC11 (Interrupt Priority Control 11) 143
IPC12 (Interrupt Priority Control 12)144
IPC13 (Interrupt Priority Control 13) 145
IPC15 (Interrupt Priority Control 15) 146
IPC16 (Interrupt Priority Control 16) 147
IPC18 (Interrupt Priority Control 18) 148
IPC19 (Interrupt Priority Control 19)
IPC2 (Interrupt Priority Control 2)
IPC20 (Interrupt Priority Control 20)
IPC21 (Interrupt Priority Control 21)
IPC22 (Interrupt Priority Control 22) 152
IPC23 (Interrupt Priority Control 23) 153
IPC25 (Interrupt Priority Control 25) 154
IPC26 (Interrupt Priority Control 26) 155
IPC29 (Interrupt Priority Control 29) 156
IPC3 (Interrupt Priority Control 3)
IPC4 (Interrupt Priority Control 4)
IPC5 (Interrupt Priority Control 5)
IPC6 (Interrupt Priority Control 6)
IPC7 (Interrupt Priority Control 7)
IPC8 (Interrupt Priority Control 8)
IPC9 (Interrupt Priority Control 9)141
LCDCON (LCD Control)
LCDDATAx (LCD Data x)
LCDPS (LCD Phase)
LCDREF (LCD Reference Ladder Control)
LCDREG (LCD Charge Pump Control)
LCDSEx (LCD Segment x Enable)
MDCAR (Data Signal Modulator
Carrier Control)
MDCON (Data Signal Modulator Control)
MDCON (Data Signal Modulator Control)300 MDSRC (Data Signal Modulator Source Control)301
MDCON (Data Signal Modulator Control)
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164PADCFG1 (Pad Configuration Control)313
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164PADCFG1 (Pad Configuration Control)313PMCON1 (EPMP Control 1)305
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164PADCFG1 (Pad Configuration Control)313PMCON1 (EPMP Control 1)305PMCON2 (EPMP Control 2)306
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164PADCFG1 (Pad Configuration Control)313PMCON1 (EPMP Control 1)305PMCON2 (EPMP Control 2)306PMCON3 (EPMP Control 3)307
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164PADCFG1 (Pad Configuration Control)313PMCON1 (EPMP Control 1)305PMCON2 (EPMP Control 2)306PMCON3 (EPMP Control 3)307PMCON4 (EPMP Control 4)308
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164PADCFG1 (Pad Configuration Control)313PMCON1 (EPMP Control 1)305PMCON2 (EPMP Control 2)306PMCON3 (EPMP Control 3)307PMCON4 (EPMP Control 4)308PMCSxBS (EPMP Chip Select x Base Address)310
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164PADCFG1 (Pad Configuration Control)313PMCON1 (EPMP Control 1)305PMCON2 (EPMP Control 2)306PMCON3 (EPMP Control 3)307PMCON4 (EPMP Control 4)308
MDCON (Data Signal Modulator Control)300MDSRC (Data Signal Modulator Source Control)301MINSEC (RTCC Minutes and Seconds Value)330MTHDY (RTCC Month and Day Value)329NVMCON (Flash Memory Control)93OCxCON1 (Output Compare x Control 1)232OCxCON2 (Output Compare x Control 2)234OSCCON (Oscillator Control)161OSCTUN (FRC Oscillator Tune)164PADCFG1 (Pad Configuration Control)313PMCON1 (EPMP Control 1)305PMCON2 (EPMP Control 2)306PMCON3 (EPMP Control 3)307PMCON4 (EPMP Control 4)308PMCSxBS (EPMP Chip Select x Base Address)310

PMSTAT (EPMP Status, Slave Mode) RCFGCAL (RTCC Calibration	312
and Configuration)	325
RCON (Reset Control)	
RCON2 (Reset and System Control 2)	
RCON2 (Reset Control 2)	
REFOCON (Reference Oscillator Control)	100
RPINR0 (PPS Input 0)	
RPINR1 (PPS Input 1)	
RPINR10 (PPS Input 10)	200
RPINR11 (PPS Input 11)	200
RPINR15 (PPS Input 15)	
RPINR17 (PPS Input 17)	201
RPINR18 (PPS Input 18)	202
RPINR19 (PPS Input 19)	
RPINR2 (PPS Input 2)	
RPINR20 (PPS Input 20)	
RPINR21 (PPS Input 21)	
RPINR22 (PPS Input 22)	
RPINR23 (PPS Input 23)	
RPINR27 (PPS Input 27)	
RPINR30 (PPS Input 30)	
RPINR31 (PPS Input 31)	
RPINR7 (PPS Input 7)	
RPINR8 (PPS Input 8)	199
RPINR9 (PPS Input 9)	199
RPOR0 (PPS Output 0)	207
RPOR1 (PPS Output 1)	
RPOR10 (PPS Output 10)	
RPOR11 (PPS Output 11)	
RPOR12 (PPS Output 12)	
RPOR13 (PPS Output 13)	
RPOR14 (PPS Output 14)	
RPOR15 (PPS Output 15)	
RPOR2 (PPS Output 2)	
RPOR3 (PPS Output 3)	
RPOR4 (PPS Output 4)	
RPOR5 (PPS Output 5)	
RPOR6 (PPS Output 6)	
RPOR7 (PPS Output 7)	210
RPOR8 (PPS Output 8)	211
RPOR9 (PPS Output 9)	
RTCPWC (RTCC Power Control)	
SD1CON1 (S/D Control 1)	
SD1CON2 (S/D Control 2)	
SD1CON3 (S/D Control 3)	
SPIxCON1 (SPIx Control 1)	242
SPIxCON2 (SPIx Control 2)	244
SPIxSTAT (SPIx Status and Control)	240
SR (ALU STATUS) 42,	
T1CON (Timer1 Control)	216
TxCON (Timer2 and Timer4 Control)	
TyCON (Timer3 and Timer5 Control)	222
U1ADDR (USB Address)	
U1CNFG1 (USB Configuration 1)	289
U1CNFG2 (USB Configuration 2)	
U1CON (USB Control, Device Mode)	
U1CON (USB Control, Host Mode)	
U1EIE (USB Error Interrupt Enable)	Zon
U1EIR (USB Error Interrupt Status)	
	297
	297 296
U1EPn (USB Endpoint n Control)	297 296 298
U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Enable, All Modes)	297 296 298 295
U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode)	297 296 298 295 293
U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Enable, All Modes)	297 296 298 295 293 294

U1OTGIE (USB OTG Interrupt Enable,	
Host Mode)	292
U1OTGIR (USB OTG Interrupt Status,	
Host Mode)	
U1OTGSTAT (USB OTG Status, Host Mode)	
U1PWRC (USB Power Control)	283
U1SOF (USB OTG Start-of-Token Threshold,	
Host Mode)	
U1STAT (USB Status)	
U1TOK (USB Token, Host Mode)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
WKDYHR (RTCC Weekday and Hours Value)	
YEAR (RTCC Year Value)	329
Resets	
BOR (Brown-out Reset)	
Brown-out Reset (BOR)	101
Clock Source Selection	
CM (Configuration Mismatch Reset)	
Delay Times	102
Device Times	
IOPUWR (Illegal Opcode Reset)	
MCLR (Pin Reset)	
POR (Power-on Reset)	
RCON Flags, Operation	100
SFR States	101
SWR (RESET Instruction)	
TRAPR (Trap Conflict Reset)	
UWR (Uninitialized W Register Reset)	
WDT (Watchdog Timer Reset)	
Revision History	459
RTCC	
Alarm Configuration	333
Alarm Mask Settings (figure)	
Calibration	333
Clock Source Selection	324
Power Control	
Register Mapping	324
Source Clock	323
VBAT OPERATION	
Write Lock	324
S	
Secondary Oscillator Operation	
Serial Peripheral Interface (SPI)	237
Serial Peripheral Interface. See SPI.	
SFR Space	
Sigma-Delta A/D	
Differences Compared to Conventional A/Ds	370
Sigma-Delta A/D Converter	

olgina Bolla / PB Convertor	
Required Connections	
Software Simulator (MPLAB SIM)	415
Software Stack	77
Special Features	
SPI	237

т

-	
Timer1	215
Timer2/3 and Timer4/5	
Timing Diagrams	
12-Bit A/D DNL	443
12-Bit A/D INL	443
16-Bit S/D A/D DNL	446
16-Bit S/D A/D INL	446
CLKO and I/O Timing	440
External Clock	438
Triple Comparator	381
Triple Comparator Module	381
U	
-	~- -
UART	257
UARTx	050
Baud Rate Generator (BRG)	
Infrared Support Operation of UxCTS and UxRTS Pins	259
	259
Receiving	
8-Bit or 9-Bit Data Mode	259
Transmitting	
8-Bit Data Mode	
9-Bit Data Mode	
Break and Sync Sequence	
Universal Asynchronous Receiver Transmitter. See UAR	Г.
Universal Serial Bus	
Interrupts	
and USB Transactions	275
Universal Serial Bus. See USB OTG.	
Unused I/Os	
USB On-The-Go (OTG)	
USB OTG	265
Buffer Descriptors	
Assignment in Different Buffering Modes	
Buffer Descriptors and BDT	
Device Mode Operation	
DMA Interface	271
Hardware	
Calculating	
Transceiver Power Requirements	
Hardware Configuration	267
Device Mode	267
External Interface	
Host and OTG Modes	
VBUS Voltage Generation	269
Host Mode Operation	
Interrupts	274
Operation	278
HNP	279
SRP	278
Registers	280
VBUS Voltage Generation	269
W	
Watchdog Timer (WDT)	410

Watchdog Timer (WDT)	410
Control Register	410
Windowed Operation	410
WWW Address	467
WWW, On-Line Support	12

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
Fror	n: Name				
	Company				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Арр	lication (optional):				
Wou	ld you like a reply?YN				
Dev	ce: PIC24FJ128GC010 Family	Literature Number: DS30009312B			
Que	stions:				
1.	What are the best features of this document?				
2.	2. How does this document meet your hardware and software development needs?				
3.	3. Do you find the organization of this document easy to follow? If not, why?				
4.	What additions to the document do you think would enhance the structure and subject?				
5.	What deletions from the document could be made with	out affecting the overall usefulness?			
6.	Is there any incorrect or misleading information (what a	and where)?			
7.	How would you improve this document?				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

		E very	ulas.
Product Group Pin Count Tape and Reel Fi		b) P C P b) P C P C P C P C P C P C P C P C P C P C	ples: IC24F J64GC006-I/MR: IC24F device with Advanced Analog, LCD iontroller and XLP Technology, 64-Kbyte rogram Memory, 64-pin, Industrial temp., QFN ackage. IC24F J128GC010-I/PT: IC24F device with Advanced Analog, LCD iontroller and XLP Technology, 128-Kbyte rogram Memory, 100-pin, Industrial temp., QFP package. IC24F J128GC010-I/BG: IC24F device with Advanced Analog, LCD iontroller and XLP Technology, 128-Kbyte rogram Memory, 121-pin, Industrial temp., GA package.
	 24 = 16-bit modified Harvard without DSP FJ = Flash program memory GC0 = Advanced Analog Microcontrollers with USB OTG, LCD Controller and XLP Technology 		
Pin Count	06 = 64-pin 10 = 100-pin (TQFP) and 121-pin (BGA)		
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)		
Package	BG = 121-pin (10x10x1.10 mm) BGA package PT = 100-lead (12x12x1 mm) TQFP (Thin Quad Flatpack) PT = 64-lead (10x10x1 mm) TQFP (Thin Quad Flatpack) MR = 64-lead (9x9x0.9 mm) QFN (Quad Flatpack, No Lead)		
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample		

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Reprinted on recycled paper.

ISBN: 978-1-62077-224-9

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820