


PK537BA


P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	8mΩ @ $V_{GS} = -10V$	-38A



PDFN 5x6P



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	
Continuous Drain Current	I_D	-38	A
		-24	
		-12	
		-10	
		-100	
Pulsed Drain Current ¹	I_{DM}	-100	
Avalanche Current	I_{AS}	-37	
Avalanche Energy	E_{AS}	68.4	mJ
Power Dissipation	P_D	20	W
		8.3	
		2.3	
		1.4	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

PK537BA

P-Channel Logic Level Enhancement Mode MOSFET

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	R _{θJA}		54	°C / W
Junction-to-Case	R _{θJC}		6	

¹Pulse width limited by maximum junction temperature.

²The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A = 25°C. The value in any given application depends on the user's specific board design.

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.6	-3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±25V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V, V _{GS} = 0V			-1	uA
		V _{DS} = -20V, V _{GS} = 0V, T _J = 125 °C			-10	
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = -10V, I _D = -12A		5.9	8	mΩ
		V _{GS} = -4.5V, I _D = -12A		8.9	14	
Forward Transconductance ¹	g _f	V _{DS} = -5V, I _D = -12A		40		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz		2464		pF
Output Capacitance	C _{oss}			374		
Reverse Transfer Capacitance	C _{rss}			271		
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz		3.9		Ω
Total Gate Charge ²	Q _{g(VGS=-10V)}	V _{DS} = -15V, I _D = -12A		60		nC
	Q _{g(VGS=-4.5V)}			27.6		
Gate-Source Charge ²	Q _{gs}			8		
Gate-Drain Charge ²	Q _{gd}			13.6		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = -15V, I _D ≈ -12A, V _{GS} = -10V, R _{GS} = 6Ω		22		nS
Rise Time ²	t _r			25		
Turn-Off Delay Time ²	t _{d(off)}			100		
Fall Time ²	t _f			75		

PK537BA

P-Channel Logic Level Enhancement Mode MOSFET







SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current	I_S				-15	A
Forward Voltage ¹	V_{SD}	$I_F = -12\text{A}, V_{GS} = 0\text{V}$			-1.3	V
Reverse Recovery Time	t_{rr}	$I_F = -12\text{A}, dI_F/dt = 100\text{A} / \mu\text{s}$	26			nS
Reverse Recovery Charge	Q_{rr}		13			nC

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.






PK537BA

P-Channel Logic Level Enhancement Mode MOSFET



PK537BA

P-Channel Logic Level Enhancement Mode MOSFET




PK537BA

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

PDFN 5x6P MECHANICAL DATA


Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8		5.15	J	3.34		3.9
B	5.42		5.9	K	0.9		
C	5.9		6.35	L	0.38		0.711
D	0.3		0.51	M	0°		12°
E	1.17	1.27	1.37	N	4.8		5.4
F	0.8	1	1.2	O	0.05		0.36
G	0.15		0.35	P	0.05		0.25
H	3.67		4.31	S	3.73		4.19
I	0.38		0.71				




PK537BA

P-Channel Logic Level Enhancement Mode MOSFET

A. Marking Information



B. Tape&Reel Information: 3000pcs/Reel




PK537BA


P-Channel Logic Level Enhancement Mode MOSFET

C. Lot No.&Date Code rule

1. Lot No.



2. Date Code





PK537BA P-Channel Logic Level Enhancement Mode MOSFET

D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm	
2	Font style	Times New Roman or Arial (或可区分英文“0”和数字“0”，“G”和“Q”的字型即可)	
3	U-NIKC	Height: 4 mm	
4	Package	Height: 2 mm	
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12	
6	Device	Height: 3 mm (Max: 16 Digit)	
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot	
8	D/C	Height: 3 mm (Max: 7 Digit)	
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed	
10	RoHS label	RoHS long axis: 12 mm minor axis: 6 mm bottom color: White Font color: Black Font style: Arial	
11	Halogen Free label	G Diameter: 10 mm bottom color: Green Font color: Black Font style: Arial	
12	Scan information	Device / Lot / D/C / QTY , Insert “ / “ between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least	