



PK552DX

Dual N-Channel Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
20V	5.7mΩ @ $V_{GS} = 4.5V$	56A



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 8	
Continuous Drain Current ³	I_D	56	A
$T_C = 100^\circ C$		36	
Pulsed Drain Current ¹	I_{DM}	70	
Continuous Drain Current	I_D	17	
$T_A = 70^\circ C$		14	
Avalanche Current	I_{AS}	40	mJ
Avalanche Energy	E_{AS}	79	
Power Dissipation	P_D	31	W
$T_C = 100^\circ C$		12.5	
Power Dissipation	P_D	2.9	
$T_A = 70^\circ C$		1.8	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		4	°C / W
Junction-to-Ambient ²	$R_{\theta JA}$		43	

¹Pulse width limited by maximum junction temperature.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$.

³Package limitation current is 22A.

PK552DX

Dual N-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	0.3	0.7	1	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 8\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$,			1	μA
		$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 70^\circ\text{C}$			10	
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 17\text{A}$		4.4	5.7	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 17\text{A}$		4.9	6.2	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 5\text{V}, I_D = 17\text{A}$		100		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 10\text{V}, f = 1\text{MHz}$		4120		pF
Output Capacitance	C_{oss}			481		
Reverse Transfer Capacitance	C_{rss}			409		
Gate Resistance	R_g	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		1		Ω
Total Gate Charge ²	Q_g	$V_{\text{DS}} = 10\text{V}, I_D = 17\text{A}$		28.8		nC
				48.2		
Gate-Source Charge ²	Q_{gs}			6		
Gate-Drain Charge ²	Q_{gd}			14		
Turn-On Delay Time ²	$t_{\text{d(on)}}$	$V_{\text{DS}} = 10\text{V}, I_D \geq 17\text{A}, V_{\text{GS}} = 4.5\text{V}, R_{\text{GEN}} = 6\Omega$		20		nS
Rise Time ²	t_r			25		
Turn-Off Delay Time ²	$t_{\text{d(off)}}$			180		
Fall Time ²	t_f			85		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current ³	I_S				24	A
Forward Voltage ¹	V_{SD}	$I_F = 17\text{A}, V_{\text{GS}} = 0\text{V}$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 17\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		25		nS
Reverse Recovery Charge	Q_{rr}			14		nC

¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.


²Independent of operating temperature.

³Package limitation current is 22A.


PK552DX

Dual N-Channel Enhancement Mode MOSFET


Output Characteristics




Transfer Characteristics




On-Resistance VS Temperature




Capacitance Characteristic



Gate charge Characteristics




Source-Drain Diode Forward Voltage



PK552DX

Dual N-Channel Enhancement Mode MOSFET




PK552DX

Dual N-Channel Enhancement Mode MOSFET

Package Dimension

PDFN 5x6P(左右 Dual) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	0.9		1.17	L	0.05		0.25
b	0.33		0.51	L1	0.38		0.61
C	0.7		0.97	L2	0.38		0.71
D	4.8		5.0	H	3.38		3.78
D1	3.61		4.31				
E	5.9		6.15				
E1	5.65		5.85				
E2	1.1						
e		1.27					



*散热片形状会因为封装厂框架不同而有所差异。