


Programmable Quick Turn Clock™

FEATURES

- Advanced programmable PLL design
- Very low Jitter and Phase Noise (< 40ps Pk-Pk typical)
- Output frequency up to 375MHz CMOS.
- Supports differential CMOS output to produce PECL, LVDS inputs.
- Crystal inputs:
 - Fundamental crystal: 10MHz-30MHz
 - 3RD overtone crystal: Up to 75MHz
 - Reference input: Up to 200MHz
- Accepts <1.0V reference signal input voltage
- One programmable I/O pin can be configured as Output Enable (OE), or Frequency Selection input (FSEL), or Reference clock.
- Single 3.3V ± 10% power supply
- Operating temperature range from -40°C to 85°C
- Available in 8-pin MSOP/SOIC, 6-pin SOT Green/ RoHS compliant packages.


PIN CONFIGURATION



DESCRIPTION

The PL611-30 is a low-cost general purpose frequency synthesizer and a member of PhaseLink's Factory Programmable 'Quick Turn Clock (QTC)' family. PhaseLink's PL611-30 product family can generate any output frequency up to 375 MHz from fundamental crystal input between 10 MHz - 30 MHz, or a 3rd overtone crystal of up to 75Mhz. The PL611-30 produces differential CMOS outputs to support PECL, LVDS, and CMOS inputs.

BLOCK DIAGRAM



Programmable Quick Turn Clock™

KEY PROGRAMMING PARAMETERS

CLK[0:2] Output Frequency	Output Drive Strength	Crystal Load	Programmable Input/Output (pin #7)	# of Register Banks	Charge-Pump Current
$F_{out} = F_{IN} * M / (R * P)$ where M= 6 bit R= 1 P= 5 bit 1. CLK[0:1]= VCO / 2 * P 2. CLK[2]= FIN or FIN/2	Std: 10mA (default) High: 24mA	+/- 200ppm tuning.	One output pin can be configured as 1. CLK2 = FIN or FIN/2 2. FSEL - input 3. OE - input	2	4 levels of pump current setting

PIN DESCRIPTION

Name	Pin #	Type	Description									
	(M)SOP-8											
XIN/FIN	1	I	Crystal or Reference input pin									
GND	2	P	GND connection									
CLK[0:1]	3,4	O	Programmable Clock Output [note:CLK0=~CLK1]									
VDD	5	P	VDD connection									
DNC	6	-	Do No Connect									
CLK2, OE, FSEL	7	B	This programmable I/O pin can be configured as CLK2 (FIN or FIN/2) output, or OE input, or Frequency Selection (FSEL) input pin. This pin has an internal 60KΩ pull up resistor. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>State</th> <th>OE</th> <th>FSEL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Tristate CLK[0:1]</td> <td>Select Bank '0' ROM</td> </tr> <tr> <td>1 (default)</td> <td>Normal mode</td> <td>Select Bank '1' ROM</td> </tr> </tbody> </table>	State	OE	FSEL	0	Tristate CLK[0:1]	Select Bank '0' ROM	1 (default)	Normal mode	Select Bank '1' ROM
State	OE	FSEL										
0	Tristate CLK[0:1]	Select Bank '0' ROM										
1 (default)	Normal mode	Select Bank '1' ROM										
XOUT	8	O	Crystal output pin									

Programmable Quick Turn Clock™
ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	V _{DD}	-0.5	4.6	V
Input Voltage Range	V _I	-0.5	V _{DD} +0.5	V
Output Voltage Range	V _O	-0.5	V _{DD} +0.5	V
Data Retention @ 85° C		10		Years
Soldering Temperature			240	°C
Storage Temperature	T _S	-65	150	°C
Ambient Operating Temperature*		-40	+85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

AC SPECIFICATIONS

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Crystal Input Frequency	Fundamental Crystal	10		30	MHz
	3 rd Overtone Crystal			75	MHz
Settling Time	At power-up (after V _{DD} increases over 1.62V)			10	ms
VDD Sensitivity	Frequency vs. V _{DD} +/-10%	-2		2	ppm
Output Rise Time	15pF Load, 10/90%V _{DD} , Standard drive		2.5	3.5	ns
	15pF Load, 10/90%V _{DD} , High drive		1.0	1.5	ns
Output Fall Time	15pF Load, 90/10%V _{DD} , Standard drive		2.5	3.5	ns
	15pF Load, 90/10%V _{DD} , High drive		1.0	1.5	ns
Duty Cycle	At V _{DD} /2	45	50	55	%
Max. output skew between same frequency clocks	Equal loading (15 pF). Equal frequency & drive strength			500	ps
Period Jitter, peak-to-peak* (measured from 10,000 samples)	With capacitive decoupling between V _{DD} and GND. Operating only one output.		40		ps

* Note: Jitter performance depends on the programming parameters.

Programmable Quick Turn Clock™
DC SPECIFICATIONS

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current, Dynamic, with Loaded Outputs	I_{DD}	At 10MHz, load=15pF			15	mA
Operating Voltage	V_{DD}		2.25		3.63	V
Output Low Voltage	V_{OL}	$I_{OL} = +4mA$ (Standard drive)			0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -4mA$ (Standard drive)	$V_{DD} - 0.4$			V
Output Current	I_{OSD}	$V_{OL} = 0.4V, V_{OH} = 2.4V$ (Standard drive)		10		mA
	I_{OHD}	$V_{OL} = 0.4V, V_{OH} = 2.4V$ (High Drive)		24		mA
Short-circuit Current	I_s			±50		mA

CRYSTAL SPECIFICATIONS

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS
Fundamental Crystal Resonator Frequency	F_{XIN}	10		30	MHz
3 rd Overtone Crystal Resonator Frequency	F_{XIN}			75	MHz
Crystal Loading Rating (The IC can be programmed for any value in this range.)	C_L (xtal)	5		20	pF
Maximum Sustainable Drive Level				500	μW
Operating Drive Level			100		μW
Crystal Shunt Capacitance	C_0			6	pF
Effective Series Resistance, Fundamental, 10-30MHz	R_s			30	Ω
Effective Series Resistance, 3 rd Overtone, 30-50MHz [$C_0 < 4pF, C_L = 5pF/8pF$]	ESR			100/70	Ω
Effective Series Resistance, 3 rd Overtone, 50-65MHz, [$C_0 < 4pF, C_L = 5pF/8pF$]	ESR			60/40	Ω
Effective Series Resistance, 3 rd Overtone, 65-75MHz [$C_0 < 4pF, C_L = 5pF/8pF$]	ESR			45/30	Ω

Note: A detailed crystal specification document is also available for this part

Programmable Quick Turn Clock™

Figure 1 below describes how to terminate the differential CMOS outputs of PhaseLink's PL611-30 Programmable QTC clock for use with PECL or LVDS inputs.

The unique feature of differential CMOS outputs allows great flexibility for board designers. By standardizing on one termination scheme you can use the PL611-30 for all your LVDS and PECL clock requirements up to 375MHz.




Figure 1



The above layout allows the PL611-30 to drive either a PECL or LVDS input by simply changing the value of R1.

Programmable Quick Turn Clock™

PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)



MSOP 8L

Symbol	Dimension in MM	
	Min.	Max.
A	---	1.10
A1	0.05	0.15
A2	0.81	0.91
B	0.25	0.40
C	0.13	0.23
D	2.90	3.10
E	2.90	3.10
H	4.90 BSC	
L	0.445	0.648
e	0.65 BSC	



SOP 8L

Symbol	Dimension in MM	
	Min.	Max.
A	1.35	1.75
A1	0.10	0.25
A2	1.25	1.50
B	0.33	0.53
C	0.19	0.27
D	4.80	5.00
E	3.80	4.00
H	5.80	6.20
L	0.40	0.89
e	1.27 BSC	



Programmable Quick Turn Clock™

ORDERING INFORMATION

For part ordering, please contact our Sales Department:

47745 Fremont Blvd., Fremont, CA 94538, USA

Tel: (510) 492-0990 Fax: (510) 492-0991

PART NUMBER

The order number for this device is a combination of the following:
Device number, Package type and Operating temperature range

PL611-XXX X X-R

PART NUMBER

3 DIGIT ID Code *

PACKAGE TYPE

S=SOIC

M=MSOP

NONE= TUBE
R=TAPE and REEL

TEMPERATURE

C=COMMERCIAL

I = INDUSTRIAL

* PhaseLink will assign a unique 3-digit ID code for each approved programmed part number.

* PhaseLink offers Green Package Only for this product family.

Part / Order Number	Marking	Package Option
PL611-30-XXXSC	C3XXX	8-Pin SOIC (Tube)
PL611-30-XXXSC-R	C3XXX	8-Pin SOIC (Tape and Reel)
PL611-30-XXXMC	C3XXX	8-Pin MSOP (Tube)
PL611-30-XXXMC-R	C3XXX	8-Pin MSOP (Tape and Reel)

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, Phaselink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.