

**0.5kHz-125MHz MHz to KHz Programmable Clock™**


**FEATURES**

- Designed for Very Low-Power applications
- Offered in Tiny GREEN/RoHS compliant packages
  - 6-pin DFN (2.0mmx1.3mmx0.6mm)
  - 6-pin SC70 (2.3mmx2.25mmx1.0mm)
  - 6-pin SOT23 (3.0mmx3.0mmx1.35mm)
- Accepts Crystal or Reference Clock inputs
- Input Frequency:
  - Fundamental crystal: 10MHz to 50MHz
  - Reference Input: 1MHz to 125MHz
- Accepts >0.1V reference signal input voltage
- Output Frequency 0.5kHz to 125MHz CMOS.
  - 65MHz @ 1.8V operation
  - 90MHz @ 2.5V operation
  - 125MHz @ 3.3V operation
- One programmable I/O pin can be configured as OE, PDB, FSEL or CLK1
- Low current consumption:
  - <1.0mA with 27MHz & 32kHz outputs
  - < 5µA when PDB is activated
- Single 1.8V, 2.5V, or 3.3V ± 10% power supply
- Operating temperature range from -40°C to 85°C

**DESCRIPTION**

The PL611s-18 is a low-cost general purpose frequency synthesizer and a member of PhaseLink's PicoPLL family, the worlds smallest programmable clocks. PhaseLink's PL611s-18 offers the versatility of using a single Crystal (MHz) or Reference Clock input and producing up to two (kHz/MHz) system clocks, or a combination of Reference and low frequency outputs. The PL611s-18 is designed for low-power applications with very stringent space requirements and consumes ~1.0mA, while producing 2 distinct outputs of 27MHz and 32kHz. The power down feature of PL611s-18, when activated, allows the IC to consume less than 5µA of power. The PL611s-18 fits in a small DFN, SC70, or SOT23 package. Cascading of the PL611s-18 with other PhaseLink programmable clocks allow generating system level clocking requirements, thereby reducing the overall system implementation cost. In addition, one programmable I/O pin can be configured as Output Enable (OE), Frequency switching (FSEL), Power Down (PDB) input, or CLK1 (CLK0, FREF, FREF/2) output.

**BLOCK DIAGRAM**




**0.5kHz-125MHz MHz to KHz Programmable Clock™**

**KEY PROGRAMMING PARAMETERS**

CLK Output Frequency	Output Drive Strength	Programmable Input/Output
$F_{OUT} = F_{REF} * M / (R * P)$ Where M=8 bit R= 5 bit P= 14 bit $CLK0 = F_{OUT}, F_{REF}$ or $F_{REF} / (2 * P)$ $CLK1 = F_{REF}, F_{REF}/2, CLK0$ or $CLK0/2$	Three optional drive strengths to choose from: <ul style="list-style-type: none"> <li>• Low: 4mA</li> <li>• Std: 8mA (default)</li> <li>• High: 16mA</li> </ul>	One output pin can be configured as: <ul style="list-style-type: none"> <li>• OE - input</li> <li>• FSEL - input</li> <li>• PDB – input</li> <li>• CLK1 – output</li> <li>• Programmable CLoad</li> </ul>

**PACKAGE PIN CONFIGURATION AND ASSIGNMENT**



Name	Pin Assignment			Type	Description												
	DFN Pin #	SC70 Pin#	SOT Pin#														
XIN, FIN	1	3	3	I	Crystal or Reference input pin.												
GND	2	2	2	P	GND connection												
CLK0	3	1	1	O	Programmable Clock Output												
VDD	4	6	6	P	VDD connection												
OE, PDB, FSEL, CLK1	5	5	5	I/O	This programmable I/O pin can be configured as an Output Enable (OE) input, Power Down input (PDB), Frequency Select input (FSEL) or CLK1 output. This pin has an internal 60KΩ pull up resistor on OE, PDB and FSEL. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>State</th> <th>OE</th> <th>PDB</th> <th>FSEL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Tri-state CLK</td> <td>Power Down Mode</td> <td>Bank 0</td> </tr> <tr> <td>1 (default)</td> <td>Operating mode</td> <td>Operating mode</td> <td>Bank 1</td> </tr> </tbody> </table>	State	OE	PDB	FSEL	0	Tri-state CLK	Power Down Mode	Bank 0	1 (default)	Operating mode	Operating mode	Bank 1
State	OE	PDB	FSEL														
0	Tri-state CLK	Power Down Mode	Bank 0														
1 (default)	Operating mode	Operating mode	Bank 1														
XOUT	6	4	4	O	Crystal Output pin. Do Not Connect if FIN is used.												

**0.5kHz-125MHz MHz to KHz Programmable Clock™**

**FUNCTIONAL DESCRIPTION**

PL611s-18 is a highly featured, very flexible, advanced programmable PLL design for high performance, low-power, small form-factor applications. The PL611s-18 accepts a crystal input of 10MHz to 50MHz or a reference clock input of 1MHz to 125MHz and is capable of producing two outputs up to 125MHz. This flexible design allows the PL611s-18 to deliver any PLL generated frequency,  $F_{REF}$  (Crystal or Ref Clk) frequency or  $F_{REF} / (2 * P)$  to CLK0 and/or CLK1. Some of the design features of the PL611s-18 are mentioned below:

**PLL Programming**

The PLL in the PL611s-18 is fully programmable. The PLL is equipped with an 5-bit input frequency divider (R-Counter), and an 8-bit VCO frequency feedback loop divider (M-Counter). The output of the PLL is transferred to a 14-bit post VCO divider (P-Counter). The output frequency is determined by the following formula  $[F_{OUT} = F_{REF} * M / (R * P)]$ .

**Clock Output (CLK0)**

CLK0 is the main clock output. The PL611s-18 can also be programmed to provide a second clock output, CLK1, on the programmable I/O pin (see OE/PDB/FSEL/CLK1 pin description below). The output of CLK0 can be configured as the PLL output ( $F_{VCO} / (2 * P)$ ),  $F_{REF}$  (Ref Clk Frequency) output, or  $F_{REF} / (2 * P)$  output. The output drive level can be programmed to Low Drive (4mA), Standard Drive (8mA) or High Drive (16mA). The maximum output frequency is 125MHz.

**Clock Output (CLK1)**

The CLK1 feature allows the PL611s-18 to have an additional clock output. This output can be programmed to one of the following:

- FREF
- FREF / 2
- CLK0
- CLK0 / 2

**Output Enable (OE)**

The Output Enable feature allows the user to enable and disable the clock output(s) by toggling the OE pin. The OE pin incorporates a 60kΩ pull up resistor giving a default condition of logic "1". Pulling the OE pin low "0" will tri-state the output buffers.

**Power-Down Control (PDB)**

The Power Down (PDB) feature allows the user to put the PL611s-18 into "Sleep Mode". When activated (logic '0'), PDB 'Disables the PLL, the oscillator circuitry, counters, and all other active circuitry and tri-state the output buffers. In Power Down mode the IC consumes <5μA of power. The PDB pin incorporates a 60kΩ pull up resistor giving a default condition of logic "1".

**Frequency Select (FSEL)**

The Frequency Select (FSEL) feature allows the PL611s-18 to switch between two pre-programmed outputs allowing the device "On the Fly" frequency switching. The FSEL pin incorporates a 60kΩ pull up resistor giving a default condition of logic "1".

**Programmable CLoad**

The PL611s-18 is equipped with programmable S-Caps to allow the Cload to be tuned from 8pF to 12pF.

## 0.5kHz-125MHz MHz to KHz Programmable Clock™

### ELECTRICAL SPECIFICATIONS

#### ABSOLUTE MAXIMUM RATINGS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	V <sub>DD</sub>	-0.5	7	V
Input Voltage Range	V <sub>I</sub>	-0.5	V <sub>DD</sub> +0.5	V
Output Voltage Range	V <sub>O</sub>	-0.5	V <sub>DD</sub> +0.5	V
Soldering Temperature (Green package)			260	°C
Data Retention @ 85°C		10		Year
Storage Temperature	T <sub>S</sub>	-65	150	°C
Ambient Operating Temperature*		-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. \*Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

#### AC SPECIFICATIONS

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Crystal Input Frequency (XIN)	Fundamental Crystal	10		50	MHz
Input (FIN) Frequency	@ V <sub>DD</sub> =3.3V	1		125	MHz
	@ V <sub>DD</sub> =2.5V			90	
	@ V <sub>DD</sub> =1.8V			65	
Input (FIN) Signal Amplitude	Internally AC coupled (High Frequency)	0.9		V <sub>DD</sub>	V <sub>pp</sub>
Input (FIN) Signal Amplitude	Internally AC coupled (Low Frequency) 3.3V ≤50MHz, 2.5V ≤40MHz, 1.8V ≤15MHz	0.1		V <sub>DD</sub>	V <sub>pp</sub>
Output Frequency	@ V <sub>DD</sub> =3.3V			125	MHz
	@ V <sub>DD</sub> =2.5V			90	MHz
	@ V <sub>DD</sub> =1.8V			65	MHz
Settling Time	At power-up (after V <sub>DD</sub> increases over 1.62V)			2	ms
Output Enable Time	OE Function; Ta=25° C, 15pF Load			10	ns
	PDB Function; Ta=25° C, 15pF Load			2	ms
VDD Sensitivity	Frequency vs. V <sub>DD</sub> +/-10%	-2		2	ppm
Output Rise Time	15pF Load, 10/90% V <sub>DD</sub> , High Drive, 3.3V		1.2	1.7	ns
Output Fall Time	15pF Load, 90/10% V <sub>DD</sub> , High Drive, 3.3V		1.2	1.7	ns
Duty Cycle	V <sub>DD</sub> /2	45	50	55	%
Period Jitter, Pk-to-Pk* (measured from 10,000 samples)	With capacitive decoupling between VDD and GND.		70		ps

\* Note: Jitter performance depends on the programming parameters.

## 0.5kHz-125MHz MHz to KHz Programmable Clock™

### DC SPECIFICATIONS

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current, Dynamic, with Loaded CMOS Outputs	I <sub>DD</sub>	@ V <sub>DD</sub> =3.3V, 27MHz, load=15pF		4.0		mA
Supply Current, Dynamic, with Loaded CMOS Outputs	I <sub>DD</sub>	@ V <sub>DD</sub> =2.5V, 27MHz, load=10pF		2.7		mA
Supply Current, Dynamic with Loaded CMOS Outputs	I <sub>DD</sub>	@ V <sub>DD</sub> =1.8V, 27MHz, load=5pF		0.9		mA
PLL Off: Supply Current, Dynamic, with Loaded CMOS Output	I <sub>DD</sub>	@ V <sub>DD</sub> =3.3V, 27MHz, load=15pF		2.0		mA
PLL Off: Supply Current, Dynamic, with Loaded CMOS Output	I <sub>DD</sub>	@ V <sub>DD</sub> =2.5V, 27MHz, load=10pF		1.3		mA
PLL Off: Supply Current, Dynamic with Loaded CMOS Output	I <sub>DD</sub>	@ V <sub>DD</sub> =1.8V, 27MHz, load=5pF		0.8		mA
PLL Off: Supply Current, Dynamic with Loaded CMOS Output	I <sub>DD</sub>	@ V <sub>DD</sub> =1.8V, 32kHz, load=5pF		0.2		mA
Supply Current, Dynamic, with Loaded Outputs	I <sub>DD</sub>	When PDB=0			5	μA
Operating Voltage	V <sub>DD</sub>		1.62		3.63	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = +4mA Standard Drive			0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA Standard Drive	V <sub>DD</sub> - 0.4			V
Output Current, Low Drive	I <sub>OSD</sub>	V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V	4			mA
Output Current, Standard Drive	I <sub>OSD</sub>	V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V	8			mA
Output Current, High Drive	I <sub>OHD</sub>	V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V	16			mA
Short-Circuit Current	I <sub>S</sub>			±50		mA


\* Note: Please contact PhaseLink, if super-low-power is required.

### CRYSTAL SPECIFICATIONS

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS
Fundamental Crystal Resonator Frequency	F <sub>XIN</sub>	10		50	MHz
Crystal Loading Rating (The IC can be programmed for any value in this range.)	C <sub>L (xtal)</sub>	8		12	pF
Maximum Sustainable Drive Level				100	μW
Operating Drive Level			30		μW
Metal Can Crystal	Shunt Capacitance	C <sub>0</sub>		5.5	pF
	ESR Max	ESR		50	Ω
Small SMD Crystal	Shunt Capacitance	C <sub>0</sub>		2.5	pF
	ESR Max	ESR		80	Ω

**0.5kHz-125MHz MHz to KHz Programmable Clock™**

**PCB LAYOUT CONSIDERATIONS FOR PERFORMANCE OPTIMIZATION**



DFN-6L Evaluation Board

The following guidelines are to assist you with a performance optimized PCB design:

**Signal Integrity and Termination Considerations**


- Keep traces short!
- Trace = Inductor. With a capacitive load this equals ringing!
- Long trace = Transmission Line. Without proper termination this will cause reflections ( looks like ringing ).
- Design long traces as “striplines” or “microstrips” with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

**Decoupling and Power Supply Considerations**

- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply
- Multiple VDD pins should be decoupled separately for best performance.
- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependant. Typical values to use are 0.1µF for designs using crystals < 50MHz and 0.01µF for designs using crystals > 50MHz.

**Typical CMOS termination**


Place Series Resistor as close as possible to CMOS output



**0.5kHz-125MHz MHz to KHz Programmable Clock™**

**Crystal Tuning Circuit**

Series and parallel capacitors used to fine tune the crystal load to the circuit load .



**CST** – Series Capacitor, used to lower circuit load to match crystal load. Raises frequency offset. This can be eliminated by using a crystal with a Cload of equal or greater value than the oscillator.


**CPT** – Parallel Capacitors, Used to raise the circuit load to match the crystal load. Lowers frequency offset.

**0.5kHz-125MHz MHz to KHz Programmable Clock™**

**PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)**


**SOT23-6L**

Symbol	Dimension in MM	
	Min.	Max.
A	1.05	1.35
A1	0.05	0.15
A2	1.00	1.20
b	0.30	0.50
c	0.08	0.20
D	2.80	3.00
E	1.50	1.70
H	2.60	3.0
L	0.35	0.55
e	0.95 BSC	




**SC70-6L**

Symbol	Dimension in MM	
	Min.	Max.
A	0.80	1.00
A1	0.00	0.09
A2	0.80	0.91
b	0.15	0.30
c	0.08	0.25
D	1.85	2.25
E	1.15	1.35
H	2.00	2.30
L	0.21	0.41
e	0.65BSC	



**DFN-6L**

Symbol	Dimension in MM	
	Min.	Max.
A	0.50	0.60
A1	0.00	0.05
A3	0.152	0.152
b	0.15	0.25
e	0.40BSC	
D	1.25	1.35
E	1.95	2.05
D1	0.75	0.85
E1	0.95	1.05
L	0.20	0.30





**0.5kHz-125MHz MHz to KHz Programmable Clock™**

**ORDERING INFORMATION (GREEN PACKAGE)**

**For part ordering, please contact our Sales Department:**


47745 Fremont Blvd., Fremont, CA 94538, USA

Tel: (510) 492-0990 Fax: (510) 492-0991

**PART NUMBER**

The order number for this device is a combination of the following:

Part number, Package type and Operating temperature range



Part /Order Number	Marking†	Package Option
PL611s-18-XXXGC-R	XXX	6-Pin DFN (Tape and Reel)
PL611s-18-XXXUC-R	XXX	6-Pin SC70 (Tape and Reel)
PL611s-18-XXXTC-R	18XXX	6-Pin SOT23 (Tape and Reel)

† Note: 'XXX' designates marking identifier that, at times, could be independent of the part number. Please consult your PhaseLink sales for marking information.

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by PhaseLink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

**LIFE SUPPORT POLICY:** PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

Solder reflow profile available at [www.phaselink.com/QA/solderingGreen.pdf](http://www.phaselink.com/QA/solderingGreen.pdf)