


FEATURES

- Advanced One Time Programmable (OTP) PLL design
- Programmable PLL or direct oscillation operation
- Very low Jitter and Phase Noise (30-70ps Pk-Pk typical)
- Output Frequency up to
 - o 133MHz @ 1.8V operation
 - o 166MHz @ 2.5V operation
 - 200MHz @ 3.3V operation
- Reference Input Frequency: 1MHz to 200MHz
- Accepts >0.1V reference signal input voltage
- Low current consumption, <10µA when PDB is activated
- One programmable I/O pin can be configured as Output Enable (OE),Power Down (PDB) input or an additional clock output (CLK1).
- · Frequency Switching (FSEL) capability
- Single 1.8V, 2.5V, or 3.3V \pm 10% power supply
- Operating temperature range from -40°C to 85°C
- Available in 6-pin SOT23 and DFN GREEN/RoHS compliant packaging

DESCRIPTION

The PL611s-26 is a general purpose frequency synthesizer and a member of PhaseLink's PicoPLL™ product family. Designed to fit in a small 6-pin DFN or 6-pin SOT package for high performance applications, the PL611s-26 offers very low phase noise, jitter, and power consumption, while offering up to 2 clock outputs. The Frequency Switching (FSEL) capability of PL611s-26 allows for programming two sets of frequencies, while the power down feature of PL611s-26, when activated, allows the IC to consume less than 10µA of power. PL611s-26's programming flexibility allows generating any output using Reference input signal.

BLOCK DIAGRAM






KEY PROGRAMMING PARAMETERS

CLK Output Frequency	Output Drive Strength	Programmable Input/Output
FOUT = FREF * M / (R * P) Where M = 11 bit R = 8 bit	Three optional drive strengths to choose from:	One output pin can be configured as:
P = 5 bit CLK0 = Fout, Fref or Fref / (2*P) CLK1 = Fref, Fref/2, CLK0 or CLK0/2	Low: 4mAStd: 8mA (default)High: 16mA	OE - inputPDB - inputCLK1 - output

PACKAGE PIN CONFIGURATION AND DESCRIPTION



PIN DESCRIPTION

NI	Pin Ass	ignment	T	December 1 con				
Name	DFN Pin#	SOT Pin #	Type	Description				
OE,				input, Power	Down input (n can be configu PDB) or CLK1 C stor (OE and PD	lock output.	
PDB,	2	1	I/O	Pin	State	OE		PDB
CLK1					0	Disable CL	K Pow	er Down Mode
				1 (d	efault)	Normal mod	le N	lormal mode
GND	3	2	Р	GND connect	ion			
FIN	1	3	I	Reference in	put pin			
				Frequency Syresistor.	witching Inpu	t pin. This pin h	as an interna	al 60KΩ pull up
FSEL	6	4			FSE	L	State	
. 022	Ü	·		0 Frequency 2		?		
					1 (def	ault)	Frequency 1	
VDD	5	5	Р	VDD connect	ion			
CLK0	4	6	0	Programmab	e Clock Outp	out		



FUNCTIONAL DESCRIPTION

PL611s-26 is a highly featured, very flexible, advanced programmable PLL design for high performance, low-power, small form-factor applications. The PL611s-26 accepts a reference clock input of 1MHz to 200MHz and is capable of producing two outputs up to 200MHz. This flexible design allows the PL611s-26 to deliver any PLL generated frequency, FREF (Ref Clk) frequency or FREF /(2*P) to CLK0 and/or CLK1. Some of the design features of the PL611s-26 are mentioned below:

PLL Programming

The PLL in the PL611s-26 is fully programmable. The PLL is equipped with an 8-bit input frequency divider (R-Counter), and an 11-bit VCO frequency feedback loop divider (M-Counter). The output of the PLL is transferred to a 5-bit post VCO divider (P-Counter). The output frequency is determined by the following formula [Fout = Free * M / (R * P)].

Clock Output (CLK0)

CLK0 is the main clock output. The PL611s-26 can also be programmed to provide a second clock output, CLK1, on the programmable I/O pin (see OE/PDB/CLK1 pin description below). The output of CLK0 can be configured as the PLL output ($F_{VCO}/(2^*P)$), FREF (Ref Clk Frequency) output, or FREF/(2^*P) output. The output drive level can be programmed to Low Drive (4mA), Standard Drive (8mA) or High Drive (16mA). The maximum output frequency is determined by the power supply voltage as shown below:

Clock Output (CLK1)

The CLK1 feature allows the PL611s-26 to have an additional clock output. This output can be programmed to one of the following:

FREF - Reference (Ref Clk) Frequency FREF / 2 CLK0 CLK0 / 2

Frequency Select (FSEL)

The Frequency Select (FSEL) feature allows the PL611s-26 to switch between two pre-programmed outputs allowing the device "On the Fly" frequency switching. The FSEL pin incorporates a $60k\Omega$ pull up resistor giving a default condition of logic "1".

Output Enable (OE)

The Output Enable feature allows the user to enable and disable the clock output(s) by toggling the OE pin. The OE pin incorporates a $60k\Omega$ pull up resistor giving a default condition of logic "1".

Power-Down Control (PDB)

The Power Down (PDB) feature allows the user to put the PL611s-26 into "Sleep Mode". When activated (logic '0'), PDB 'Disables the PLL, the oscillator circuitry, counters, and all other active circuitry. In Power Down mode the IC consumes <10 μ A of power. The PDB pin incorporates a 60k Ω pull up resistor giving a default condition of logic "1".



$\textcolor{red}{\text{(Preliminary)}} PL611s \text{--}26 \\ \textbf{1.8V-3.3V PicoPLL}^{\text{TM}} \ \textbf{Programmable Clock}$

ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	V _{DD}	-0.5	7	V
Input Voltage Range	VI	-0.5	V _{DD} +0.5	V
Output Voltage Range	Vo	-0.5	V _{DD} +0.5	V
Soldering Temperature (Green package)			260	°C
Data Retention @ 85°C		10		Year
Storage Temperature	T _S	-65	150	°C
Ambient Operating Temperature*		-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

AC SPECIFICATIONS

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
	@ V _{DD} =3.3V			200	
Input (FIN) Frequency	@ V _{DD} =2.5V	1		166	MHz
	@ V _{DD} =1.8V			133	
Input (FIN) Signal Amplitude	Internally AC coupled (High Frequency)	0.9		V_{DD}	Vpp
Input (FIN) Signal Amplitude	Internally AC coupled (Low Frequency) 3.3V <50MHz, 2.5V <40MHz, 1.8V <15MHz	0.1		V_{DD}	Vpp
	@ V _{DD} =3.3V			200	MHz
Output Frequency	@ V _{DD} =2.5V			166	MHz
	@ V _{DD} =1.8V			133	MHz
Settling Time	At power-up (after V _{DD} increases over 1.62V)			2	ms
Output Enghla Time	OE Function; Ta=25° C, 15pF Load			10	ns
Output Enable Time	PDB Function; Ta=25° C, 15pF Load			2	ms
Output Rise Time	15pF Load, 10/90% V _{DD} , High Drive, 3.3V		1.2	1.7	ns
Output Fall Time	15pF Load, 90/10% V _{DD} , High Drive, 3.3V		1.2	1.7	ns
Duty Cycle	V _{DD} /2	45	50	55	%
Period Jitter,Pk-to-Pk* (measured from 10,000 samples)	With capacitive decoupling between V_{DD} and GND.		70		ps

^{*} Note: Jitter performance depends on the programming parameters.



$\textcolor{red}{\text{(Preliminary)}} PL611s \text{--}26 \\ \textbf{1.8V-3.3V PicoPLL}^{\text{TM}} \ \textbf{Programmable Clock}$

DC SPECIFICATIONS

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current, Dynamic, with Loaded CMOS Outputs	I _{DD}	@ V _{DD} =3.3V, 27MHz, load=15pF		5.5		mA
Supply Current, Dynamic, with Loaded CMOS Outputs	I _{DD}	@ V _{DD} =2.5V, 27MHz, load=15pF		3.8		mA
Supply Current, Dynamic with Loaded CMOS Outputs	I _{DD}	@ V _{DD} =1.8V, 27MHz, load=15pF		1.8*		mA
Stand By Current, with Loaded Outputs	I _{DD}	When PDB=0			<10	μA
Operating Voltage	V_{DD}		1.62		3.63	V
Output Low Voltage	Vol	I _{OL} = +4mA Standard Drive			0.4	V
Output High Voltage	Vон	I _{OH} = -4mA Standard Drive	V _{DD} - 0.4			V
Output Current, Low Drive	losp	$V_{OL} = 0.4V, V_{OH} = 2.4V$	4			mA
Output Current, Standard Drive	losp	V _{OL} = 0.4V, V _{OH} = 2.4V	8			mA
Output Current, High Drive	Гонд	V _{OL} = 0.4V, V _{OH} = 2.4V	16			mA


^{*} Note: Please contact PhaseLink, if super low-power is required.



LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

- Keep all the PCB traces to the PL611s-26 as short as possible, as well as keeping all other traces as far away from it as possible.
- Place a 0.01µF~0.1µF decoupling capacitor between VDD and GND, on the component side of the PCB, close to the VDD pin. It is not recommended to place this component on the backside of the PCB. Going through vias will reduce the signal integrity, causing additional jitter and phase noise.
- It is highly recommended to keep the VDD and GND traces as short as possible.
- When connecting long traces (> 1 inch) to a CMOS output, it is important to design the traces as a transmission line or 'stripline', to avoid reflections or ringing. In this case, the CMOS output needs to be matched to the trace impedance. Usually 'striplines' are designed for 50Ω impedance and CMOS outputs usually have lower than $50~\Omega$ impedance so matching can be achieved by adding a resistor in series with the CMOS output pin to the 'stripline' trace.
- Please contact PhaseLink for additional information on how to design outputs driving long traces or for the Gerber files for the PL611s-26 eval board shown.



DFN-6L Evaluation Board



PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)


SOT23-6L


www.DataSheet4U.com


Symbol	Dimension in MM			
Syllibol	Min.	Max.		
Α	1.05	1.35		
A1	0.05	0.15		
A2	1.00	1.20		
b	0.30	0.50		
С	0.08	0.20		
D	2.80	3.00		
Е	1.50	1.70		
Η	2.60	3.0		
Ĺ	0.35	0.55		
е	0.95 BSC			

DFN-6L

Symbol	Dimension in MM				
	Min.	Max.			
Α	0.50	0.60			
A1	0.00	0.05			
A3	0.152	0.152			
b	0.15	0.25			
е	0.40BSC				
D	1.25	1.35			
E	1.95	2.05			
D1	0.75	0.85			
E1	0.95	1.05			
L	0.20	0.30			










ORDERING INFORMATION (GREEN PACKAGE COMPLIANT)



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

Solder reflow profile available at www.phaselink.com/QA/solderingGreen.pdf