DESCRIPTION

The PLS159A is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate F_C . It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On-chip T/C buffers couple either True (I, B, Q) or Complement ($\overline{I}, \overline{B}, \overline{Q}, \overline{C}$) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates can drive bidirectional I/O lines (B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly, any of the 32 AND gates can drive the J-K inputs of all flip-flops. There are 4 AND gates for the Asynchronous Preset/Reset functions.

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS159A is field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

FEATURES

- High-speed version of PLS159
- f_{MAX} = 18MHz
- 25MHz clock rate
- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
 - 32 logic terms
 - 13 control terms
- 4 bidirectional I/O lines
- 8 bidirectional registers
- J-K, T, or D-type flip-flops
- Power-on reset feature on all flip-flops (F_n = 1)
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Input loading: -100µA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible
- 3-State outputs

APPLICATIONS


- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers




DESCRIPTION	ORDER CODE	DRAWING NUMBER
20-Pin Plastic Dual In-Line Package (300mil-wide)	PLS159AN	0408D
20-Pin Plastic Leaded Chip Carrier	PLS159AA	0400E

PIN CONFIGURATIONS

N = Plastic Dual In-Line Package (300mil-wide)






PLS159A

PLS159A


LOGIC DIAGRAM




Product specification

PLS159A

FUNCTIONAL DIAGRAM



LOGIC FUNCTION



NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

FLIP-FLOP TRUTH TABLE

ŌĒ	L	СК	Ρ	R	J	к	Q	F
н								Hi-Z
L	Х	Х	L	Х	Х	Х	L	Н
L	Х	Х	Н	L	Х	Х	Н	L
L	х	Х	L	Н	Х	Х	L	Н
L	L	Ŷ	L	L	L	L	Q	Q
L	L	\uparrow	L	L	L	Н	L	Н
L	L	\uparrow	L	L	Н	L	н	L
L	L	\uparrow	L	L	Н	Н	Q	Q
Н	н	Ŷ	L	L	L	Н	L	H*
Н	н	\uparrow	L	L	Н	L	н	L*
+10V	Х	Ŷ	Х	Х	L	Н	L	H* *
	х	\uparrow	Х	Х	Н	L	н	L* *

NOTES:

- 1. Positive Logic: J-K = $T_0 + T_1 + T_2 \dots T_{31}$ $T_n = \overline{C} \cdot (10 \cdot 11 \cdot 12 \dots) \cdot (Q_0 \cdot Q_1 \dots) \cdot (B0 \cdot B1 \cdot \dots)$ 2. 1 denotes transition from Low to High level.
- 3. X = Don't care
- * = Forced at F_n pin for loading the J-K flip-flop in the Input mode. The load control term, L_n must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disabled) during Preload.
- At P = R = H, Q = H. The final state of Q depends on which is released first.
 ** = Forced at F_n pin to load J-K flip-flop
 - independent of program code (Diagnostic mode), 3-State B outputs.

PLS159A

VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- All flip-flops are in D-mode unless otherwise programmed to J-K only or J-K or D (controlled).
- 5. All B pins are inputs and all F pins are outputs unless otherwise programmed.

CAUTION: PLS159A PROGRAMMING ALGORITHM

The programming voltage required to program the PLS159A is higher (17.5V) than that required to program the PLS159 (14.5V). Consequently, the PLS159 programming algorithm will not program the PLS159A. Please exercise caution when accessing programmer device codes to insure that the correct algorithm is used.

THERMAL RATINGS

TEMPERATURE													
Maximum junction	150°C												
Maximum ambient	75°C												
Allowable thermal rise ambient to junction	75°C												

ABSOLUTE MAXIMUM RATINGS¹

		RATI		
SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
I _{OUT}	Output currents		+100	mA
T _{amb}	Operating temperature range	0	+75	°C
T _{stg}	Storage temperature range	-65	+150	°C

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

PLS159A

DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \leq T_{amb} \leq \text{+75}^{\circ}C, \ 4.75V \leq V_{CC} \leq 5.25V$

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP ¹	MAX	UNIT
Input volt	age ²					
V _{IH}	High	$V_{CC} = MAX$	2.0			V
VIL	Low	$V_{CC} = MIN$			0.8	V
V _{IC}	Clamp	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	V
Output vo	ltage ²					
V _{OH}	High	$V_{CC} = MIN, I_{OH} = -2mA$	2.4			V
V _{OL}	Low	I _{OL} = 10mA		0.35	0.5	V
Input curr	ent	-				
I _{IH}	High	$V_{CC} = MAX, V_{IN} = 5.5V$		<1	80	μA
I _{IL}	Low	$V_{IN} = 0.45V$		-10	-100	μΑ
Output cu	rrent					
I _{O(OFF)}	Hi-Z state ^{4, 7}	$V_{CC} = MAX, V_{OUT} = 5.5V$		1	80	μΑ
		V _{OUT} = 0.45V		-1	-140	μΑ
I _{OS}	Short circuit ^{3, 5}	V _{OUT} = 0V	-15		-70	mA
I _{CC}	V _{CC} supply current ⁶	V _{CC} = MAX		150	190	mA
Capacitar	ce					
C _{IN}	Input	V _{CC} = 5.0V, V _{IN} = 2.0V		8		pF
C _{OUT}	Output	V _{OUT} = 2.0V		15		pF

NOTES:

1. All typical values are at $V_{CC} = 5V$, $T_{amb} = +25^{\circ}C$. 2. All voltage values are with respect to network ground terminal.

Test one at a time.
 Measured with V_{IH} applied to OE.
 Duration of short circuit should not exceed 1 second.
 I_{CC} is measured with the OE input grounded, all other inputs at 4.5V and the outputs open.

7. Leakage values are a combination of input and output leakage.

AC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$, $R_1 = 470\Omega$, $R_2 = 1k\Omega$

						LIMITS		
SYMBOL PARAMETER		FROM	то	TEST CONDITION	MIN	TYP ¹	MAX	
Pulse wid	th							
t _{CKH}	Clock ² High	CK +	CK –	$C_L = 30 pF$	20	15		ns
t _{CKL}	Clock Low	CK –	CK +	$C_L = 30 pF$	20	15		ns
t _{CKP}	Period	CK +	CK +	$C_L = 30 pF$	55	45		ns
t _{PRH}	Preset/Reset pulse	(I,B) –	(I,B) +	$C_L = 30 pF$	35	30		ns
Setup time	e ⁵		-					
t _{IS1}	Input	(I,B) ±	CK +	$C_L = 30 pF$	35	30		ns
t _{IS2}	Input (through F _n)	F±	CK +	C _L = 30pF	15	10		ns
t _{IS3}	Input (through Complement Array) ⁴	55	45		ns			
Hold time	-							
t _{IH1}	Input	(I,B) ±	CK +	$C_L = 30 pF$	0	-5		ns
t _{IH2}	Input (through F _n)	F±	CK +	$C_L = 30 pF$	15	10		ns
Propagati	on delay							
t _{ско}	Clock	CK +	F±	$C_L = 30 pF$		15	20	ns
t _{OE1}	Output enable ³	OE –	F –	$C_L = 30 pF$		20	30	ns
t _{OD1}	Output disable ³	OE +	F +	C _L = 5pF		20	30	ns
t _{PD}	Output	(I,B) ±	В±	$C_L = 30 pF$		25	35	ns
t _{OE2}	Output enable ³	(I,B) +	B ±	C _L = 30pF		20	30	ns
t _{OD2}	Output disable ³	(I,B) –	B +	C _L = 5pF		20	30	ns
t _{PRO}	Preset/Reset	(I,B) +	F ±	C _L = 30pF		35	45	ns
t _{PPR}	Power-on/preset	V _{CC} +	F –	$C_L = 30 pF$		0	10	ns


NOTES:

1. All typical values are at $V_{CC} = 5V$, $T_{amb} = +25^{\circ}C$. 2. To prevent spurious clocking, clock rise time $(10\% - 90\%) \le 10$ ns.


3. For 3-State output; output enable times are tested with $C_L = 30pF$ to the 1.5V level, and S_1 is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with $C_L = 5pF$. High-to-High impedance tests are made to an output voltage of $V_T = (V_{OH} - 0.5V)$ with S_1 open, and Low-to-High impedance tests are made to the $V_T = (V_{OL} + 0.5V)$ level with S_1 closed. 4. When using the Complement Array $t_{CKP} = 75$ ns (min).

5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.

VOLTAGE WAVEFORMS




TEST LOAD CIRCUIT



Product specification

PLS159A

TIMING DIAGRAMS




TIMING DEFINITIONS

SYMBOL	PARAMETER
t _{СКН}	Width of input clock pulse.
t _{CKL}	Interval between clock pulses.
t _{CKP}	Clock period.
t _{PRH}	Width of preset input pulse.
t _{IS1}	Required delay between beginning of valid input and positive transition of clock.
t _{IS2}	Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.
t _{IH1}	Required delay between positive transition of clock and end of valid input data.
t _{IH2}	Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.
tско	Delay between positive transition of clock and when outputs become valid (with OE Low).
t _{OE1}	Delay between beginning of Output Enable Low and when outputs become valid.
t _{OD1}	Delay between beginning of Output Enable High and when outputs are in the OFF-State.
tPPR	Delay between V _{CC} (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").
t _{PD}	Propagation delay between combinational inputs and outputs.
t _{OE2}	Delay between predefined Output Enable High, and when combinational outputs become valid.
t _{OD2}	Delay between predefined Output Enable Low and when combinational outputs are in the OFF-State.
^t PRO	Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.

Product specification

PLS159A

TIMING DIAGRAMS (Continued)



PLS159A

LOGIC PROGRAMMING


The PLS159A is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors' SNAP, Data I/O Corporation's ABEL™ and Logical Devices Inc.'s CUPL™ design software packages.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format. PLS159A logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Philips Semiconductors SNAP PLD design software package.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

PROGRAMMING AND SOFTWARE SUPPORT


Refer to Section 9 (*Development Software*) and Section 10 (*Third-party Programmer*/ *Software Support*) of this data handbook for additional information.



"COMPLEMENT" ARRAY - (C)




"OR" ARRAY - (F-F CONTROL MODE)



Notes on following page.


"OR" ARRAY – (Q_n = D-Type)




CAUTION:


THE PLS159A Programming Algorithm is different from the PLS159.

PLS159A





"OE" ARRAY - (E)



NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (T, F_C, L, P, R, D)_n will be unconditionally inhibited if both of the I, B, or Q links are left intact.
- 3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn, Fc.
- 4. $E_n = O$ and $E_n = \bullet$ are logically equivalent states, since both cause F_n outputs to be unconditionally enabled.
- 5. These states are not allowed for control gates (L, P, R, D)_n due to their lack of "OR" array links.

PROGRAM TABLE

		AND				C	R								со	NTR	OL		_				ΝΟΤΙ													
INA	CTIVE	0			AC	TIVE	А	PF	R, B(0	2)	J/k	(•	F/F							.			evice d of e											
I, B,	Q	Н		I),	INA	ACTIVE	•		= D)	-,	J/k	C or E		A	MOD	ЕΓ	IDLE		1	2			e	kists	in the	e tab	le, sł	nown	BLA	NK fo	or cl	arity.	-			
<u>Ī, </u> B,		L	-								(co	ntrolle	d)					ITRO	L	λ.	F.,				am ur am ur											
DON	YT CAF	RE –															ENA		-	-	EA, I	1	(A	A), as	s app	licab	le.							uj u	,	0.
	CTIVE	0		Ì	То	GGLE	0				н	<u>~⊔</u>		н		_	DISA	BLE	-	-					ed Tei and (e pr	esent	and	next	state	as.
	IERATE			i	SE		н	(0		~	LO				(POL	.)						i i			flops		are			.,	o pr		ana		oluli	
	PAGA		С	i		SET	L	(Q	= J/ł									E.	F M	ODE						E	в		EA				POLARITY			7
TRA	NSPARE	NT –		i	HC	HOLD –				Ì														1												
	1	I	1		1	T									AND															(0	OR)					
ပ္ပ						E R	с			I			E	B(I)					Q(P)								Q	(N)					B(0)	
ΗĽ						М	Ŭ	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0	3	2	1	0
ЦЩ						0																														
5						1																														<u> </u>
ร						2																														<u> </u>
≿						3																														<u> </u>
						4																														
Ē		#				5																														-
<u>m</u>		R				6																			L											
THIS PORTION TO BE COMPLETED BY SIGNETICS		CUSTOMER SYMBOLIZED PART				7					-	<u> </u>	-				-					-			<u> </u>											
N		Δ				8				-	-		-		-		-	-			-	-			<u> </u>						-					
ŭ		ЦХ				9																			<u> </u>											<u> </u>
Ш		Ţ				10																														<u> </u>
		BC				11 12				<u> </u>																										<u> </u>
ΗĔ		Σ	Ö			12																														<u> </u>
Z		Š	DATE RECEIVED			14																														
Ĕ		Ř	Щ	Ľ	2	15																														
N.	CF (XXXX)	Ξ	Щ	COMMENTS	z	16																														
E E	8	ē	22	ž		17																														
S	Č	<u>ร</u>	Ë	Z	Ň	18																														
王	Ц	ЪС	DA	Č	ر د	19																														
-					_	20																														
						21																														
						22																														
						23																														
						24																														-
				E T T C		25																			L											-
				2	5	26						<u> </u>													<u> </u>											
						27				-	-	-	-				-					-			L											
						28				-	-	<u> </u>	-	-			-	-			-	-			⊢			<u> </u>							-	
				>	>	29		-			-		-				-				-				<u> </u>											
				710		30					-		-			_	-				-	-			<u> </u>											
			S		-	31 FC		-		-	-	-	-		-	-	-				-	-														
			R			PB		-		-	-	-	-	-		-	-	-				-			J										Ī	ſ
	#	I	PA			RB																					ļ									
	R		щ	*	ŧ	LB																		1												
Β	В	# Ш	2	Ц	5	PA																		Ĺ												
A I	R	<u>0</u>	Ĕ	ď		RA]					
2	Ш	>	ME	Ē	2	LA																		I												
	S	Dā	aĒh	ež	At4	D3CO	m																	Ď												
6	H	S		Q	2	D2)												
CUSTOMER NAME	PURCHASE ORDER #	PHILIPS DEVICE #	TOTAL NUMBER OF PARTS	DDOCP AM TARIE #	ן פ כ	D1																		•												
S	Ď	H	Ö	Ō	Ľ	D0																		ፆ												
	4		-	Ľ	-	PIN		5	4	3	2	9	8	7	6	19	18	17	16	15	14	13	12													

PLS159A

SNAP RESOURCE SUMMARY DESIGNATIONS

