

# Programmable logic array (22 × 42 × 10)

## PLUS173-10

### DESCRIPTION

The PLUS173-10 PLD is a high speed, combinatorial Programmable Logic Array. The Philips Semiconductors state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce maximum propagation delays of 10ns or less.

The 24-pin PLUS173-10 device has a programmable AND array and a programmable OR array. Unlike PAL<sup>®</sup> devices, 100% product term sharing is supported. Any of the 32 logic product terms can be connected to any or all of the 10 output OR gates. Most PAL ICs are limited to 7 AND terms per OR function; the PLUS173-10 device can support up to 32 input wide OR functions.

The polarity of each output is user-programmable as either Active-High or Active-Low, thus allowing AND-OR or AND-NOR logic implementation. This feature adds an element of design flexibility, particularly when implementing complex decoding functions.

The PLUS173-10 device is user-programmable using one of several commercially available, industry standard PLD programmers.


### FEATURES

- I/O propagation delays
  - 10ns (worst case)
- Functional superset of 20L10 and most other 24-pin combinatorial PAL devices
- Two programmable arrays
  - Supports 32 input wide OR functions
- 12 inputs
- 10 bi-directional I/O
- 42 AND gates
  - 32 logic product terms
  - 10 direction control terms
- Programmable output polarity
  - Active-High or Active-Low
- Security fuse
- 3-State outputs
- Power dissipation: 850mW (typ.)
- TTL Compatible

### APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

### PIN CONFIGURATIONS



### ORDERING INFORMATION


DESCRIPTION	t <sub>PD</sub> (MAX)	ORDER CODE	DRAWING NUMBER
24-Pin Plastic Dual In-Line 300mil-wide	10ns	PLUS173-10N	0410D
28-Pin Plastic Leaded Chip Carrier	10ns	PLUS173-10A	0401F

®PAL is a registered trademark of Advanced Micro Devices Corporation.

# Programmable logic array (22 × 42 × 10)

PLUS173-10


## LOGIC DIAGRAM



# Programmable logic array (22 × 42 × 10)

PLUS173-10

## FUNCTIONAL DIAGRAM



## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	RATING		UNIT
		Min	Max	
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
I <sub>OUT</sub>	Output currents		+100.0	mA
T <sub>amb</sub>	Operating free-air temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

### NOTES:

- Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

## THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

# Programmable logic array (22 × 42 × 10)

PLUS173–10

## DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}\text{C} \leq T_{\text{amb}} \leq +75^{\circ}\text{C}$ ,  $4.75 \leq V_{\text{CC}} \leq 5.25\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	
<b>Input voltage<sup>2</sup></b>						
$V_{\text{IL}}$	Low	$V_{\text{CC}} = \text{MIN}$			0.8	V
$V_{\text{IH}}$	High	$V_{\text{CC}} = \text{MAX}$	2.0			V
$V_{\text{IC}}$	Clamp	$V_{\text{CC}} = \text{MIN}$ , $I_{\text{IN}} = -12\text{mA}$		-0.8	-1.2	V
<b>Output voltage<sup>2</sup></b>						
$V_{\text{OL}}$	Low <sup>4</sup>	$V_{\text{CC}} = \text{MIN}$ $I_{\text{OL}} = 15\text{mA}$		0.4	0.5	V
$V_{\text{OH}}$	High <sup>5</sup>	$I_{\text{OH}} = -2\text{mA}$	2.4	2.9		V
<b>Input current<sup>9</sup></b>						
$I_{\text{IL}}$	Low	$V_{\text{CC}} = \text{MAX}$ $V_{\text{IN}} = 0.45\text{V}$		-20	-100	$\mu\text{A}$
$I_{\text{IH}}$	High	$V_{\text{IN}} = V_{\text{CC}}$		1	40	$\mu\text{A}$
<b>Output current</b>						
$I_{\text{O(OFF)}}$	Hi-Z state <sup>8</sup>	$V_{\text{CC}} = \text{MAX}$ $V_{\text{OUT}} = 2.7\text{V}$ $V_{\text{OUT}} = 0.45\text{V}$		0 -15	80 -140	$\mu\text{A}$
$I_{\text{OS}}$	Short circuit <sup>3, 5, 6</sup>	$V_{\text{OUT}} = 0\text{V}$	-15	-30	-70	mA
$I_{\text{CC}}$	$V_{\text{CC}}$ supply current <sup>7</sup>	$V_{\text{CC}} = \text{MAX}$		170	210	mA
<b>Capacitance</b>						
$I_{\text{IN}}$	Input	$V_{\text{CC}} = 5\text{V}$ $V_{\text{IN}} = 2.0\text{V}$		8		pF
$C_{\text{B}}$	I/O	$V_{\text{B}} = 2.0\text{V}$		15		pF

### NOTES:

- All typical values are at  $V_{\text{CC}} = 5\text{V}$ ,  $T_{\text{amb}} = +25^{\circ}\text{C}$ .
- All voltage values are with respect to network ground terminal.
- Test one at a time.
- Measured with inputs I0 – I4 = 0V, inputs I5 – I9 = 4.5V, I11 = 4.5V and I10 = 10V. For outputs B0 – B4 and for outputs B5 – B9 apply the same conditions except I11 = 0V.
- Same conditions as Note 4 except input I11 = +10V.
- Duration of short circuit should not exceed 1 second.
- $I_{\text{CC}}$  is measured with inputs I0 – I11 and B0 – B9 = 0V. Part in Virgin State.
- Leakage values are a combination of input and output leakage.
- $I_{\text{IL}}$  and  $I_{\text{IH}}$  limits are for dedicated inputs only (I0 – I11).

# Programmable logic array (22 × 42 × 10)

PLUS173-10

## AC ELECTRICAL CHARACTERISTICS


0°C ≤ T<sub>amb</sub> ≤ +75°C, 4.75 ≤ V<sub>CC</sub> ≤ 5.25V, R<sub>1</sub> = 300Ω, R<sub>2</sub> = 390Ω

SYMBOL	PARAMETER	FROM	TO	TEST CONDITION	LIMITS			UNIT
					MIN	TYP	MAX	
t <sub>PD</sub>	Propagation Delay <sup>2</sup>	Input +/-	Output +/-	C <sub>L</sub> = 30pF		8	10	ns
t <sub>OE</sub>	Output Enable <sup>1</sup>	Input +/-	Output -	C <sub>L</sub> = 30pF		8	10	ns
t <sub>OD</sub>	Output Disable <sup>1</sup>	Input +/-	Output +	C <sub>L</sub> = 5pF		8	10	ns


### NOTES:

- For 3-State outputs; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OH</sub> - 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
- All propagation delays are measured and specified under worst case conditions.

## VOLTAGE WAVEFORM




## TEST LOAD CIRCUIT



## TIMING DEFINITIONS

SYMBOL	PARAMETER
t <sub>PD</sub>	Propagation delay between input and output.
t <sub>OD</sub>	Delay between input change and when output is off (Hi-Z or High).
t <sub>OE</sub>	Delay between input change and when output reflects specified output level.

## TIMING DIAGRAM



# Programmable logic array (22 × 42 × 10)

PLUS173-10

## LOGIC PROGRAMMING

The PLUS173-10 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ and CUPL™ design software packages also support the PLUS173-10 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.


PLUS173-10 logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SNAP only.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


## PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (*Development Software*) and Section 10 (*Third-party Programmer/Software Support*) of this data handbook for additional information.


### OUTPUT POLARITY – (B)



### AND ARRAY – (I, B)



### OR ARRAY – (B)



### VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.
2. All P<sub>n</sub> terms are disabled.
3. All P<sub>n</sub> terms are active on all outputs.

### NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P<sub>n</sub>, D<sub>n</sub>.
2. Any gate P<sub>n</sub>, D<sub>n</sub> will be unconditionally inhibited if both the true and complement of any input (I, B) are left intact.

ABEL is a trademark of Data I/O Corp.  
CUPL is a trademark of Logical Devices, Inc.

**Programmable logic array**  
**(22 × 42 × 10)**

**PLUS173-10**

**PLA PROGRAM TABLE**

		AND																						POLARITY																		
																								OR																		
		I											B(I)											B(0)																		
		T E R M	11	10	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0								
0																																										
1																																										
2																																										
3																																										
4																																										
5																																										
6																																										
7																																										
8																																										
9																																										
10																																										
11																																										
12																																										
13																																										
14																																										
15																																										
16																																										
17																																										
18																																										
19																																										
20																																										
21																																										
22																																										
23																																										
24																																										
25																																										
26																																										
27																																										
28																																										
29																																										
30																																										
31																																										
D9																																										
D8																																										
D7																																										
D6																																										
D5																																										
D4																																										
D3																																										
D2																																										
D1																																										
D0																																										
	PIN	13	11	10	9	8	7	6	5	4	3	2	1	23	22	21	20	19	18	17	16	15	14	23	22	21	20	19	18	17	16	15	14									
VARIABLE NAME																																										

**CUSTOMER NAME** \_\_\_\_\_

**PHILIPS DEVICE #** \_\_\_\_\_

**PROGRAM TABLE #** \_\_\_\_\_ **REV** \_\_\_\_\_ **DATE** \_\_\_\_\_

**NOTES**

1. The PLA is shipped with all links intact. Thus a background of entries corresponding to states of virgin links exists in the table. (Shown BLANK for clarity.)
2. Unused I and B bits in the AND array must be programmed Don't Care (—).
3. Unused product terms can be left blank.

**OR**

ACTIVE	A	B(0)
INACTIVE	•	—

**CONTROL**

HIGH	H	L
LOW	—	—

**(POL)**

**AND**

INACTIVE	0
I, B	H
I, B	L
DON'T CARE	—

**I, B(I)**

# Programmable logic array (22 × 42 × 10)

PLUS173-10

## SNAP RESOURCE SUMMARY DESIGNATIONS

