## PN4302 SERIES

N-Channel JFETs



The PN4302 Series of multi-purpose JFETs is designed for a wide range of low cost applications. It features low gate leakage and capacitance, which makes these devices ideal for high-frequency amplifiers. This series is packaged in TO-92 for low cost and compatibility with automated assembly.

For further design information please consult the typical performance curves NPA which are located in Section 7.

PART NUMBER	V <sub>GS(OFF)</sub> MAX (V)	V <sub>(BR)</sub> GSS MIN (V)	g fs MIN (mS)	I <sub>DSS</sub> MAX (mA)
PN4302	-4	-30	1	5
PN4303	-6	-30	2	10
PN4304	-10	-30	1	15

## SIMILAR PRODUCTS

- TO-18. See 2N4338 Series
- SOT-23, See SST201 Series
- Chips, Order PN430XCHP



**BOTTOM VIEW** 





1 DRAIN 2 SOURCE

## ABSOLUTE MAXIMUM RATINGS ( $T_A = 25$ °C unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT	UNITS	
Gate-Drain Voltage	$V_{\sf GD}$	-30	٧	
Gate-Source Voltage	V <sub>GS</sub>	-30		
Gate Current	IG	50	mA	
Power Dissipation	PD	360	mW	
Power Derating		3.27	mW/°C	
Operating Junction Temperature	TJ	-55 to 135		
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	
Lead Temperature (1/16" from case for 10 seconds)	TL	300		



## **PN4302 SERIES**

ELECTRICAL CHARACTERISTICS 1			LIMITS							
	,			PN4302		PN4303		PN4304		
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>2</sup>	MIN	МАХ	MIN	MAX	MIN	МАХ	UNIT
STATIC										
Gate-Source Breakdown Voltage	V <sub>(BR)GSS</sub>	I <sub>G</sub> = -1μΑ, V <sub>DS</sub> = 0 V	-57	-30		-30		-30		
Gate-Source Cutoff Voltage	V <sub>GS(OFF)</sub>	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 10 nA			-4		-6		-10	٧
Saturation Drain Current <sup>3</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V		0.5	5	4	10	0.5	15	mA
Gate Reverse Current	I <sub>GSS</sub>	V <sub>GS</sub> = -10 V V <sub>DS</sub> = 0 V	-0.001 -0.03		-1 -100		-1 -100		-1 -100	nA
Gate-Source Forward Voltage	V <sub>GS(F)</sub>	I <sub>G</sub> = 1 mA, V <sub>DS</sub> = 0 V	0.7							٧
DYNAMIC										
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V		1		2		1		mS
Common-Source Output Conductance	g <sub>os</sub>	f = 1 kHz			50		50		50	ДS
Common-Source Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	4.5		6		6		6	
Common-Source Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1 MHz	1.3		3		3		3	pF
Equivalent Input Noise Voltage	ē <sub>n</sub>	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}$ f = 1 kHz	6							nV/Hz
Noise Figure	NF	$V_{DS}$ = 10 V, $V_{GS}$ = 0 V f = 1 kHz, R $_{G}$ = 1 M $\Omega$	<0.1		2		2		3	dB

NOTES: 1.  $T_A = 25\,^{\circ}\text{C}$  unless otherwise noted. 2. For design aid only, not subject to production testing. 3. Pulse test; PW = 300  $\mu$ s, duty cycle  $\leq 3\%$ .