

# PS224C

---

*Version* : A.005  
*Issue Date* : 2009/07/31  
*File Name* : SP-PS224C-A.005.doc  
*Total Pages* : 11

## 4-Channel Secondary Monitoring IC



**SITI**

新竹市科學園區展業一路9號7樓之1

SILICON TOUCH TECHNOLOGY INC.

9-7F-1, Prosperity Road I, Science Based Industrial Park,  
Hsin-Chu, Taiwan 300, R.O.C.

Tel : 886-3-5645656 Fax : 886-3-5645626

---

## PS224C

### 4-Channel Secondary Monitoring IC

#### General Description

PS224C is specially designed for switching power supply system. Four important functions of PS224C are the followings: over-voltage protection, over-current protection, under-voltage protection and power good signal generating.

OVP/UV (Over-Voltage/Under-Voltage Protection) monitors 3.3V, 5V and dual 12V to protect our power supply and PC, FPO/ goes to high when one of these supply voltages exceeds their normal operation voltage range.

OCP (Over Current Protection) monitors IS33, IS5, IS12A, IS12B input current sense. An adjustable over-current condition composed of Iref and “protection current range resistor” helps users design OCP easily.


An additional protection input pin provides the flexibility for design protection circuit.

Power good signal generating notifies personal computer when power supply is ready or power supply is going to shutdown, therefore it can provide a reliable power supply environment.


#### Features

- Over/Under-voltage protection and lock out
- Over-current protection and lock out
- Additional protection input
- Fault protection output with open drain output stage
- Open drain power good output signal for power good input
- Built-in 300mS power good delay
- AC on 75ms delay for UV/OC protection
- 38mS PSON/ control de-bounce
- Wide power supply range (3.8V~16V)
- Special care for AC power off

**Block Diagram**



## Timing Chart



## Pin Descriptions

Pin No	PIN NAME	Descriptions
1	PGI	Power good input signal pin
2	GND	Ground
3	FPO/	Inverted fault protection output ,open drain output stage
4	PSON/	Remote ON/OFF control input pin
5	IS12A	12V(1) over current protection input pin
6	RI	Current sense setting
7	IS12B	12V(2) over current protection input pin
8	VS12B	12V(2) over/under voltage protection input pin
9	Pext	External protection detect input pin
10	IS5	5.0V over current protection input pin
11	IS33	3.3V over current protection input pin
12	VS12A	12V(1) over/under voltage protection input pin
13	VS33	3.3V over/under voltage protection input pin
14	VS5	5.0V over/under voltage protection input pin
15	VCC	Power supply
16	PGO	Power good output signal pin , open drain output stage

## Absolute Maximum Ratings

Parameter		Rating		Unit	
Storage Temperature (T <sub>stg</sub> )		-40	to	+125	°C
Operating Temperature (T <sub>opr</sub> )		-30	to	+90	°C
Supply Voltage (V <sub>cc</sub> )	VCC	-0.5	to	+16.0	V
Input Voltage Range (V <sub>i</sub> )	VS12A, VS12B, IS12A, IS12B	-0.5	to	+16.0	V
	VS5, IS5	-0.5	to	+9.0	V
	VS33, IS33	-0.5	to	+7.0	V
	PGI	-0.5	to	+16.0	V
	PSON/, Pext	-0.5	to	V <sub>cc</sub> +0.5	V
Output Voltage Range (V <sub>o</sub> )	FPO/	-0.5	to	V <sub>cc</sub> +0.5	V
	PGO	-0.5	to	V <sub>cc</sub> +0.5	V
Output Current for RI (I <sub>RI</sub> )	RI	12.5	to	62.5	uA
ESD Susceptibility* (V <sub>ESD</sub> )		>	2000		V

\* Human Body Model (HBM).

**Electrical Characteristics,  $V_{CC}=12V$ ,  $T_a = 25^\circ C$ . (unless otherwise specified)**

**Power Supply Section**

Parameter	Conditions	MIN	TYP	MAX	Unit
Supply Voltage		3.8	5.0	16.0	V
Supply Current	$V_{PSON} = 5V$		4.5	5.0	mA
Power On Reset Threshold Voltage ( $V_{POR}$ )		3.2	3.4	3.6	V
Power On Reset Hysteresis ( $V_{HYST}$ )		-0.15	-0.3	-0.45	V

**Over-Voltage Section**

Parameter	Conditions	MIN	TYP	MAX	Unit
Over-Voltage Threshold	VS33	3.7	3.9	4.0	V
	VS5	5.6	5.8	6.0	V
	VS12A/B	13.3	13.8	14.2	V

**Under-Voltage Section**

Parameter	Conditions	MIN	TYP	MAX	Unit
Under-Voltage Threshold	VS33	2.7	2.9	3.0	V
	VS5	4.2	4.4	4.6	V
	VS12A/B	9.8	10.2	10.6	V

**Over-Current Section**

Parameter	Conditions	MIN	TYP	MAX	Unit
Offset Voltage		-5	0	5	mV
Constant Isink Current ( $I_{SINK}$ )		144	160	172	uA

**PGI, Analog Input**

Parameter	Conditions	MIN	TYP	MAX	Unit
Threshold Voltage for start $T_{d1}$		1.16	1.25	1.33	V
Threshold Voltage for mask OC,UV		1.16	1.25	1.33	V
Hysteresis ( $V_{HYST}$ )*		+/-20	+/-50	+/-80	mV

\* All of the comparator for PGI input in block diagram.

## Electrical Characteristics (Continued)

### PGO, Open Drain Digital Output

Parameter	Conditions	MIN	TYP	MAX	Unit
Leakage Current ( $I_{LKG}$ )	$V_{PGO}=5V$			5	$\mu A$
Low Level Output Voltage ( $V_{OL}$ )	$I_{SINK}=10mA$			0.3	V

### FPO/, Open Drain Digital Output

Parameter	Conditions	MIN	TYP	MAX	Unit
Leakage Current ( $I_{LKG}$ )	$V_{FPO/}=5V$			5	$\mu A$
Low Level Output Voltage ( $V_{OL}$ )	$I_{SINK}=20mA$			0.3	V

### PSON/, Analog Input

Parameter	Conditions	MIN	TYP	MAX	Unit
Threshold Voltage ( High )		1.60			V
Threshold Voltage ( Low )				0.85	V

### External Protection Detect Section


Parameter	Conditions	MIN	TYP	MAX	Unit
Threshold( $V_{TH}$ )		1.15	1.20	1.25	V
Hysteresis ( $V_{HYST}$ )		+/-20	+/-50	+/-80	mV

### Switching Characteristics, $V_{CC}=12V$ , $T_a = 25^{\circ}C$ .

Parameter	Conditions	MIN	TYP	MAX	Unit
PGI to PGO Delay Time ( $T_{d1}$ )		200	300	400	mS
Short Circuit Delay Time ( $T_{d2}$ )	$PGI > 1.25V$	49	75	100	mS
Short Circuit Delay Time ( $T_{d2-1}$ )	$PGI < 1.25V$	400	500	600	mS
PGO to FPO/ Delay Time ( $T_{d3}$ )		2	4	6	mS
Under Voltage Delay Time ( $T_{d4}$ )		47	73	100	$\mu S$
Over Current Delay Time ( $T_{d5}$ )		13	20	27	mS
Over Voltage Delay Time ( $T_{d6}$ )		15	22	30	$\mu S$
Pext Delay Time ( $T_{d7}$ )		47	73	100	$\mu S$
PSON/ De-bounce Time ( $T_{b1}$ )		24	38	52	mS
PGO Noise De-glitch Time ( $T_{b2}$ )		47	73	100	$\mu S$

## Application

### Typical 4 rails SPS



### Notes:

1. Zener diode or resistor or both of them can be used in component X.
2. The bypass capacitor  $C_{by}$  suggests to be  $0.1\mu F \sim 10\mu F$  and layout nearby pin VCC.
3. The recommend sense values of  $R_{S12(1)}$ ,  $R_{S12(2)}$ ,  $R_{S5}$  and  $R_{S33}$  are  $\geq 0.002\Omega$ .
4. Over-Current Protection design example:


$$(1) I_{ref} = 20\mu A, R_I = \frac{V_{RI}}{I_{RI}} = \frac{1.25}{20\mu} = 62.5K(\Omega)$$

$$(2) R_{S5} = 0.002\Omega, \Delta V_{5V} = 0.002 \times I_{+5V} = R_{OC5} \times 8 \times I_{ref}$$

$$(3) \text{ If } +5V \text{ OCP trip point is } 20A, R_{OC5} = \frac{0.002 \times 20}{8 \times 20\mu} = 250(\Omega)$$





## Package Specification



## Package Specification

( 16-pin SOP )



Symbol	Dimension in mm			Dimension in inch			NOTE
	Min	Normal	Max	Min	Normal	Max	
A	1.346		1.753	0.053		0.069	
A <sub>1</sub>	0.051		0.250	0.002		0.010	
b	0.330		0.510	0.013		0.020	
c	0.190		0.250	0.007		0.010	
D	9.800		10.008	0.386		0.394	
E	3.800		4.000	0.150		0.157	
e		1.270			0.050		
H	5.791		6.200	0.228		0.244	
L	0.400		1.270	0.018		0.050	
θ°	0		8	0		8	

The products listed herein are designed for ordinary electronic applications, such as electrical appliances, audio-visual equipment, communications devices and so on. Hence, it is advisable that the devices should not be used in medical instruments, surgical implants, aerospace machinery, nuclear power control systems, disaster/crime-prevention equipment and the like. Misusing those products may directly or indirectly endanger human life, or cause injury and property loss.

Silicon Touch Technology, Inc. will not take any responsibilities regarding the misuse of the products mentioned above. Anyone who purchases any products described herein with the above-mentioned intention or with such misused applications should accept full responsibility and indemnify. Silicon Touch Technology, Inc. and its distributors and all their officers and employees shall defend jointly and severally against any and all claims and litigation and all damages, cost and expenses associated with such intention and manipulation.

Silicon Touch Technology, Inc. reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete.