Crystal Image through
Imaging Innovation
PIXELPLUS

Preliminary
Datasheet

1/2.9 inch FHD Bayer Chip
CMOS Image Sensor with 1928x1088 Pixel Array

PS6210K

Rev 0.0

Last update : 13. Apr. 2020

6th Floor, Gyeonggi R&DB Center, 906-5 Iui-dong, Yeongtong-gu,
Suwon-si, Gyeonggi-do, 443-766, Korea
Tel : 82-31-888-5300, FAX : 82-31-888-5398

Table of Contents

List of Figures

List of Tables

Features

- 1928x1088 effective pixel array with RGB bayer color filters and micro-lens
- Output Format
  - RGB bayer
- Output Interface
  - DVP(Digital Video Parallel) 10-bit
  - 1/2-lane MIPI
- Auto black level compensation
- Programmable frame size, frame rate, window size, exposure and white balance gain
- Horizontal/Vertical mirroring
- Image processing : ADG(Adaptive Digital Gain)
- External synchronization support (Genlock)
- Chip address selection PAD
- Software reset
- On-chip phase locked loop (PLL)
- I2C Interface support

General Description

The PS6210K is a 1/2.9-inch CMOS image sensor. It is a Bayer sensor with an effective pixel array of 1928 (width) x 1088 (height). The PS6210K can generate a 10-bit RGB raw Bayer data at maximum frame rate of 30 FPS through MIPI serial interface or DVP(Digital Video Parallel) 10-bit interface. On-chip sensor functions can be controlled through I2C interface.

Table 1 Key Performance Parameter

Parameter	Typical value
Pixel size	2.8 [um] x 2.8 [um]
Effective pixel array	1928(H) x 1088(V)
Effective image area	5.3984 [mm] x 3.0464 [mm]
Optical format	1/2.9 [inch]
Input clock frequency	27 [MHz]
Output interface	DVP(Digital Video Parallel) 10-bit
	MIPI serial interface with 1/2 lane
Max. frame rate	30 [FPS]
Dark signal	TBD
Sensitivity	TBD
Power supply	HVDD : 1.8 ~ 3.3 [V]
	AVDD : 3.3 [V]
	DVDD : 1.2 [V]
Power consumption	TBD
Operating Temp. (fully functional Temp.)	TBD
Dynamic range	80 [dB]
SNR	TBD
Package Type	CSP (6120 [um] x 4146 [um])

Chip Architecture

The PS6210K has a 1928 x 1096 total pixel array and includes column/row driver circuits for reading out pixel data progressively. CDS circuit reduces noises generated from various sources, which mainly are resulted from process variations. The fixed errror signal level caused by pixel process variation can be reduced by sampling the defference between the output and the reset level of the pixel. Each of R, G, and B pixel output can be multiplied by different gain factors to balance the color of images under various light conditions. The analog signals are converted into digital data of one line at a time and each line data is streamed out column by column. The Bayer RGB data passes through a sequence of image signal processing to produce bayer output data. Image signal processing includes operations such as white balance and adaptive digitalgain(ADG). The PS6210K supports output interfaces such as a 10-bit parallel and the MIPI. The control of internal functions and output signal timings can be enabled by modifying registers directly through a 2-wire serial interface called I2C.



Figure 1 Chip architecture

Frame Structure

The size of a frame is determined by framewidth and frameheight registers. One frame consists of (framewidth + 1) columns and (frameheight + 1) rows, where the size of one frame is allowed to be larger than the total pixel array size. Window determines the output image size, and its default size is 1920 x 1080 pixels. It is possible to define a specific region of the frame by a determined window. Pixel scanning is performed row by row on entire frame. Frame row counter and frame column counter, which are limited by framewidth and frameheight values respectively, are used to indicate the current coordinate of pixel being scanning. The column counter value increase by every pixel clock (pclk). every time the column counter reaches maximum value, the row counter value increase. Figure 2 shows the default frame structure and the window position of the PS6210K with origin point (0,0) in the top right corner .



Figure 2 Default frame structure(top view)

Table 2 Register Table - Frame structure

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
framewidth_h	A	06	[4:0]	0x08	RW	aev	Framewidth High Byte (must be larger than window width)
framewidth_l	A	07	[7:0]	0x97	RW	aev	Framewidth Low Byte (must be larger than window width)
frameheight_h	A	08	[4:0]	0x04	RW	aev	Frameheight High Byte (must be larger than window height)
frameheight_l	A	09	[7:0]	0x64	RW	aev	Frameheight Low Byte (must be larger than window height)

Pixel Data Format



Figure 3 Bayer color filter pattern

The pixel array is covered by Bayer color filters as shown in the Figure 3. Since each pixel can have only one type of filter on it, only one color component can be produced by a pixel. PS6210K provides RGB Bayer pattern data through a 10-bit channel which it passes one pixel data to the output bus at every pclk.

The PS6210K provides horizontal, vertical mirror which respectively reverse the sensor data readout order horizontaly and vertically. Figure 4 shows a normal image and a mirrored image.



Figure 4 Mirror

Table 3 shows registers relevant to mirror.

Table 3 Register Table - Mirror

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
mirror	A	05	[1:0]	0x00	RW	aev	Image Inversion mirror[1] : vertical inversion mirror[0] : horizontal inversion

Parallel Formatter



Figure 5 Parallel format timing

The parallel data is controlled by format header, also called timing reference sequence (TRS). The TRS indicates Start or End of video and is included with pixel data during serial transfer. Figure 6 shows TRS and vertical timing.



Figure 6 Parallel format

SAV, EAV, aEAV, aSAV and blank data shown in Figure 6 are generated as follows.

```
SAV   = {sync_CCIR_FF, sync_CCIR_00, sync_CCIR_00, sync_blankSAV}
EAV   = {sync_CCIR_FF, sync_CCIR_00, sync_CCIR_00, sync_blankEAV}
aSAV  = {sync_CCIR_FF, sync_CCIR_00, sync_CCIR_00, sync_activeSAV}
aEAV  = {sync_CCIR_FF, sync_CCIR_00, sync_CCIR_00, sync_activeEAV}
BLANK = {sync_CCIR_80, sync_CCIR_10} - - - {sync_CCIR_80, sync_CCIR_10}
```

Table 4 Register Table - Parallel format

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
sync_blankEAV_h	A	1A	[1:0]	0x02	RW		Blank EAV header control High Byte
sync_blankEAV_l	A	1B	[7:0]	0xD8	RW		Blank EAV header control Low Byte
sync_blankSAV_h	A	1C	[1:0]	0x02	RW		Blank SAV header control High Byte
sync_blankSAV_l	A	1D	[7:0]	0xAC	RW		Blank SAV header control Low Byte
sync_activeEAV_h	A	1E	[1:0]	0x02	RW		Active EAV header control High Byte
sync_activeEAV_l	A	1F	[7:0]	0x74	RW		Active EAV header control Low Byte
sync_activeSAV_h	A	20	[1:0]	0x02	RW		Active SAV header control High Byte
sync_activeSAV_l	A	21	[7:0]	0x00	RW		Active SAV header control Low Byte
sync_CCIR_FF_h	A	22	[1:0]	0x03	RW		Format header control0 High Byte
sync_CCIR_FF_l	A	23	[7:0]	0xFF	RW		Format header control0 Low Byte
sync_CCIR_00_h	A	24	[1:0]	0x00	RW		Format header control1 High Byte
sync_CCIR_00_l	A	25	[7:0]	0x00	RW		Format header control1 Low Byte
sync_CCIR_80_h	A	26	[1:0]	0x02	RW		Blank data control0 High Byte
sync_CCIR_80_l	A	27	[7:0]	0x00	RW		Blank data control0 Low Byte
sync_CCIR_10_h	A	28	[1:0]	0x00	RW		Blank data control1 High Byte
sync_CCIR_10_l	A	29	[7:0]	0x40	RW		Blank data control1 Low Byte

When data_clamp is enabled, active data is clamped by data_min and data_max as shown in Table 5. data_min determine minimum value of active data, and data_max determine maximum value of active data. Table 6 shows registers relevant to data clamp.

Table 5 Register Table - Active data(data_cmlamp = enable)

output bit	data_min	data_max
MSB 8bit	010h	FE0h
MSB 9bit	008h	FF0h
MSB 10bit	004h	FF8h
MSB 11bit	002h	FFCh
MSB 12bit	001h	FFEh

Table 6 Register Table - Data clamp

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
data_clamp	A	3A	[1]	1'b1	RW		Effective data clamping enable 1'b0 : disable 1'b1 : enable
sync_data_min_h	A	2A	[1:0]	0x00	RW		Minimum active data High Byte
sync_data_min_l	A	2B	[7:0]	0x01	RW		Minimum active data Low Byte
sync_data_max_h	A	2C	[1:0]	0x03	RW		Maximum active data High Byte
sync_data_max_l	A	2D	[7:0]	0xFE	RW		Maximum active data Low Byte

Vsync and Hsync

By manipulating vsyncstartrow0, vsyncstoprow0, and vsynccolumn0 register value, start and stop positions of vsync are controlled. sync_drop register allows user to drop vsync or hsync. Figure 7 shows 4 different cases of sync_drop. In addition, sync_hsyncAllLines enables hsync during vsync blank region. Figure 8 shows operation of sync_hsyncAlllines.



Figure 7 Sync drop



Figure 8 Hsync all lines

sync_vsyncPolarity, sync_hsyncPolarity registers invert vsync, hsync signal respectively. The inversion functions are shown in Figure 9, Figure 10.



Figure 9 Vsync polarity



Figure 10 Hsync polarity

Table 7 Register Table - Sync control

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
vsyncstartrow_f0_h	A	14	[4:0]	0x00	RW	aev	Vsync generation row 0 start point High Byte
vsyncstartrow_f0_l	A	15	[7:0]	0x0A	RW	aev	Vsync generation row 0 start point Low Byte
vsyncstoprow_f0_h	A	16	[4:0]	0x04	RW	aev	Vsync generation row 0 stop point High Byte
vsyncstoprow_f0_l	A	17	[7:0]	0x4A	RW	aev	Vsync generation row 0 stop point Low Byte
vsynccolumn_h	A	18	[4:0]	0x00	RW	aev	Vsync generation column point High Byte
vsynccolumn_l	A	19	[7:0]	0x00	RW	aev	Vsync generation column point Low Byte
sync_drop	A	39	[6:5]	2'b00	RW		Vsync, hsync drop control 2'b00 : No drop 2'b01 : vsync drop 2'b10 : hsync drop 2'b11 : hsync and vsync drop
sync_vsyncPolarity	A	3A	[6]	1'b0	RW		Vsync polarity change 1'b0 : disable 1'b1 : enable
sync_hsyncPolarity	A	3A	[4]	1'b0	RW		Hsync polarity change 1'b0 : disable 1'b1 : enable
sync_hsyncAllLines	A	3A	[5]	1'b0	RW		Hsync output all lines enable(black and active) 1'b0 : No hsync during vertical blank

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							1'b1 : hsync during vertical blank

PCLK

PCLK inversion can be enabled via pclk_pol register as shown in Figure 11.



Figure 11 PCLK polarity

Table 8 Register Table - PCLK control

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
pclk_pol	A	60	[7]	1'b0	RW		PCLK pad polarity control 1'b0 : disable 1'b1 : enable
pclk_pad_en	A	60	[6]	1'b0	RW		PCLK pad enable 1'b0 : disable 1'b1 : enable
pclk_pad_drv	A	60	[5:4]	2'b00	RW		PCLK pad drivability control
digi_pclk_delay	A	60	[3:0]	4'b0000	RW		PCLK timing delay delay = dly_digi_PCLK*0.4 ns

Digital Parallel Interface

The digital parallel interface uses VSYNC, HSYNC, PCLK, D[9:0] PIN. Table 9 shows digital parallel interface control registers.

Table 9 Register Table - digital parallel interface

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
pclk_pol	A	60	[7]	1'b0	RW		PCLK pad polarity control 1'b0 : disable 1'b1 : enable
pclk_pad_en	A	60	[6]	1'b0	RW		PCLK pad enable 1'b0 : disable 1'b1 : enable
pclk_pad_drv	A	60	[5:4]	2'b00	RW		PCLK pad drivability control
digi_pclk_delay	A	60	[3:0]	4'b0000	RW		PCLK timing delay delay = dly_digi_PCLK*0.4 ns
vsync_pad_en	A	61	[7]	1'b0	RW		Vsync pad enable 1'b0 : disable 1'b1 : enable
hsync_drv	A	61	[6:5]	2'b00	RW		Vsync pad drivability control
hsync_pad_en	A	61	[4]	1'b0	RW		Hsync pad enable 1'b0 : disable 1'b1 : enable
pad_drv	A	61	[3:2]	2'b00	RW		Data pad drivability control
dpad_swap	A	61	[1]	1'b0	RW		Data pad swap option 1'b0 : [MSB:LSB] 1'b1 : [LSB:MSB]
d9_pad_en	A	62	[5]	1'b0	RW		Data9 pad enable 1'b0 : disable 1'b1 : enable
d8_pad_en	A	62	[4]	1'b0	RW		Data8 pad enable 1'b0 : disable 1'b1 : enable
d7_pad_en	A	62	[3]	1'b0	RW		Data7 pad enable 1'b0 : disable 1'b1 : enable
d6_pad_en	A	62	[2]	1'b0	RW		Data6 pad enable 1'b0 : disable 1'b1 : enable
d5_pad_en	A	62	[1]	1'b0	RW		Data5 pad enable 1'b0 : disable 1'b1 : enable
d4_pad_en	A	62	[0]	1'b0	RW		Data4 pad enable 1'b0 : disable 1'b1 : enable
d3_pad_en	A	63	[7]	1'b0	RW		Data3 pad enable 1'b0 : disable

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							1'b1 : enable
d2_pad_en	A	63	[6]	1'b0	RW		Data2 pad enable 1'b0 : disable 1'b1 : enable
d1_pad_en	A	63	[5]	1'b0	RW		Data1 pad enable 1'b0 : disable 1'b1 : enable
d0_pad_en	A	63	[4]	1'b0	RW		Data0 pad enable 1'b0 : disable 1'b1 : enable
dly_hsync_ctrl	A	65	[6:4]	3'b000	RW		Hsync timing delay delay = hsync_ctrl*0.8 ns
dly_d09_ctrl	A	66	[6:4]	3'b000	RW		D9 timing delay delay = d09_ctrl*0.8 ns
dly_d08_ctrl	A	66	[2:0]	3'b000	RW		D8 timing delay delay = d08_ctrl*0.8 ns
dly_d07_ctrl	A	67	[6:4]	3'b000	RW		D7 timing delay delay = d07_ctrl*0.8 ns
dly_d06_ctrl	A	67	[2:0]	3'b000	RW		D6 timing delay delay = d06_ctrl*0.8 ns
dly_d05_ctrl	A	68	[6:4]	3'b000	RW		D5 timing delay delay = d05_ctrl*0.8 ns
dly_d04_ctrl	A	68	[2:0]	3'b000	RW		D4 timing delay delay = d04_ctrl*0.8 ns
dly_d03_ctrl	A	69	[6:4]	3'b000	RW		D3 timing delay delay = d03_ctrl*0.8 ns
dly_d02_ctrl	A	69	[2:0]	3'b000	RW		D2 timing delay delay = d02_ctrl*0.8 ns
dly_d01_ctrl	A	6A	[6:4]	3'b000	RW		D1 timing delay delay = d01_ctrl*0.8 ns
dly_d00_ctrl	A	6A	[2:0]	3'b000	RW		D0 timing delay delay = d00_ctrl*0.8 ns

Recommended Power Sequence

- AVDD : Analog Block (external 3.3[V])
- HVDD : IO (external 1.8[V], 3.3[V])
- DVDD : TG&ISP (external 1.2[V])
- DVDDM : MIPI (external 1.2[V])

Table 10 Recommended power-on/off sequence

Symbol	Descriptions	Min	Typ	Max	Unit
t1	From HVDD rising to DVDD rising	0	-	100	ms
t2	From DVDD rising to AVDD&DVDDM rising	0	-	100	ms
t3	Sensor reset time	8	-	-	MCLK
t4	From AVDD&DVDDM falling to DVDD falling	0	-	-	ms
t5	From DVDD falling to HVDD falling	0	-	-	ms



Figure 12 Timing diagram of power-on/off sequence

Clock



Figure 13 Clock divider

- MCLK : PLL input clock
- VCO : PLL output clock
- DCLK : Clock for formatter
- PCLK : The counter values increase at the pace of pclk.
- CNTR CLK : Clock for Counter
- MIPI CLK : Clock for MIPI

PLL

- Frequency of MCLK(PLL input clock) should be MCLK > 3.375MHz.
- Frequency of VCO(PLL output clock) should be 120MHz ≤ VCO ≤ 606MHz.

```
VCO = MCLK x pll_n_cnt/pll_r_cnt
```

- T_{Lock}(PLL Lock time) should be T_{Lock} > 20us.

Table 11 Register Table - PLL

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
pll_bypass	A	55	[4]	1'b1	RW		PLL bypass

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							1'b0 : use pll mode 1'b1 : pll bypass mode
plltg_pd	A	55	[5]	1'b1	RW		TG PLL power down mode 1'b0 : pll power on 1'b1 : pll power down
pll_tg_n_cnt	A	57	[7:0]	0x2C	RW		TG PLL multiplication factor
pll_tg_r_cnt	A	58	[4:0]	0x04	RW		TG PLL division factor
pllmp_pd	A	55	[3]	1'b1	RW		MIPI PLL power down mode 1'b0 : pll power on 1'b1 : pll power down
pll_mp_n_cnt	A	59	[7:0]	0x2C	RW		MIPI PLL multiplication factor
pll_mp_r_cnt	A	5A	[4:0]	0x04	RW		MIPI PLL division factor

Clock Divider

Table 12 Register Table - Clock divider

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
clkoff	A	5F	[3]	1'b0	RW		Clock pad kill enable 1'b0 : disable (not kill) 1'b1 : enable (kill)
cntr_clk_div	A	5B	[7:6]	2'b00	RW		counter clk divider 2'b00 : 1/1 2'b01 : 1/2 2'b10 : 1/4 2'b11 : 1/8
ispclk_div	A	5B	[5:4]	2'b10	RW		isp clk divider 2'b00 : 1/1 2'b01 : 1/2 2'b10 : 1/4 2'b11 : 1/8
mipiclk_div	A	5C	[7:6]	2'b00	RW		mipi clk divider 2'b00 : 1/1 2'b01 : 1/2 2'b10 : 1/4 2'b11 : 1/8
ddclk_div	A	5C	[5:3]	3'b010	RW		data clk divider 3'b000 : 1/1 3'b001 : 1/2 3'b010 : 1/4 3'b011 : 1/8 3'b100 : 1/16 3'b101 : 1/32 3'b110 : 1/64 + 3'b111 : 1/128

PLL and Clock Setting Sequence

- When using PLL, set-up sequence, show Figure 14, is necessary.
- I2C update timing register, i2c_control_1, is changed before setting clock dividers to immediately apply clock divider settings.



Figure 14 Clock setting sequence

STDBY Mode

The PS6210K provide hardware standby. Hardware standby mode is controlled by PWRDN PAD. I2C communication cannot be used while hardware standby mode is set.

Table 13 Register Table - STDBY mode

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
stdby_lv	A	5F	[5:4]	2'b00	RW		Output data pad stdby level selector 2'b00 : low 2'b01 : high 2'b1x : hi-z

System Reset

The PS6210K has two methods to reset: hard reset and soft reset. Hard reset signal from RSTB PAD must remain low (active low) for at least 8 master clocks to correctly reset the sensor. All registers are set to their default values after reset.
Figure 15 shows device soft reset by setting softreset register through I2C interface. When softreset register is set, async_rstb (asynchronous reset) and sync_rstb signal changes from 1 to 0 and holds for 1 clock of SCL. Afterward, async_rstb is set back to 1 while sync_rstb holds 0 for another 16 clocks of pclk for stable reset operation. Therefore, PS6210K requires at least 1 clock of SCL and 16 clocks of pclk to perform a soft reset operation.



Figure 15 Soft reset

Table 14 Register Table - Soft reset

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
softreset	A	37	[0]	0x00	RW		Soft reset 1'b0 : disable 1'b1 : enable (after succesful reset value reverts to 0)

I2C Interface

I2C Communication

I2C communication is a serial interface which utilizes SCL/SDA lines to transfer 8-bit data per transaction. PS6210K includes only I2C slave function and requires external master to access the internal registers. Each transaction requires 8-bit data and 1-bit acknowledge bit. There are four types of operations supported in PS6210K's I2C operation: single write, multiple write, single read, multiple read.

In single write operation, after the start state, 7-bit slave address and write bit are transmitted from master device to PS6210K. If correct slave address is detected, PS6210K reply with acknowledge bit as confirmation of valid address. Then master device transmits register address and waits for acknowledge bit from PS6210K. Lastly, 8-bit data is sent to PS6210K and waits for acknowledge bit again. Once acknowledge bit is recieved, master device announces the stop state to terminate I2C communication.

Multiple write operation works exactly the same until stop state procedure. Instead of announcing the stop state, master device transmits more data. If PS6210K detects multiple write operation, any data stream following the first 8-bit is stored in subsequent register addresses of the first register address.

Read operation consists of two sub-procedure: address write and data read. The procedure is performed exactly same as register address write procedure from single write operation. Afterward, master device announces repeated start and transmit slave address with read bit. When PS6210K detects read operation, PS6210K sends acknowledge bit to master device, then reads register corresponding to register address. PS6210K transmits read data to master device and waits for master device to respond. If master device responds with no acknowledge bit followed by stop state, read operation is terminated. On the other hand, if master device responds with acknowledge, PS6210K reads the subsequent register and transmits again. As long as master device replies with acknowledge bit after each data transaction, PS6210K will continuously read the subsequent register and transmit until no acknolwedge bit followed by stop state is presented. If only one 8-bit data is read, the procedure is single read operation. whereas, reading more than 8-bit data is multiple read operation. Figure 16 shows read/ write operation of I2C communication.



Slave address can be extended 76h to 77h by CADDR PAD

slave address	76h	77h
write address	ECh	EEh
read address	EDh	EFh

R/W : Read/Write selection, High = read / Low = write
A : Acknowledge bit, NA : No Acknowledge, DATA : 8-bit data. P : Stop condition
S : Start condition, Sr : Repeated start(start without preceding stop)

Figure 16 I2C functional description

Register Update Timing

Registers has three different types of update timing: "aev" and "autov" update, regular update. Registers with "aev" and "autov" update type update new values from I2C write operation at the last line of the frame. Whereas, registers with regular update type apply new values immediately after I2C write operation. However, By changing updatecontrol register value, register updates for "aev" and "autov" type can either be disabled or be updated immediately.

"m_wr" update registers only updates MPU genlock related registers. When "m_wr" is set, MPU genlock related registers value are updated and applied to the system in the next frame.

"wr_en" update registers only applies to exposure related registers (integration time, global gain, digital gain). Due to exposure controls being split across several registers which leads to unreliable exposure updates if updated one by one, all exposure related registers' update timing is control by reg_wr_en register. When reg_wr_en register is set, "wr_en" update registers are updated simultaneously.

Table 15 shows registers relevant to register update control.

Table 15 I2C update timing control

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
updatecontrol	A	35	[7:4]	4'b0101	RW		[7:6] : Control I2C Register Update by auto_vsync update_autov <= reg_updatecontrol[3] or (autov_update and reg_updatecontrol[2]) [5:4] : Control I2C Register Update by ae_vsync update_aev <= reg_updatecontrol[1] or (aev_update and reg_updatecontrol[0])
wr_en	B	7A	[0]	0x00	RW		Update exposure related register 1'b0 : no update 1'b1 : wr_en set
wr_en_off	B	7B	[0]	0x00	RW		wr_en control register 1'b0 : wr_en enable 1'b1 : wr_en disable
mpu_gen_write	B	54	[0]	0x0	RW		Genlock I2C register update

Initialization Timing for I2C interface

Register control through I2C communication is possible at the point where 16 pclk has passed after RSTB becomes high (refer to Figure 17).



Figure 17 Available timing for I2C communication after system reset.

Exposure Control

Integration Time

PS6210K employs rolling shutter [1] for capturing image. Reset operation initializes ROBP and active pixel region in sequence row by row. Readout process reads pixel data stored in photodetector at the identical order and speed as reset operation. The difference in time between reset and readout operation is known as integration time (refer to Figure 18). Integration time controls photodetector's level of exposure to light. Integration time can be adjusted in line unit level (line inttime) and column unit level (column inttime). Under the assumption of fixed frame structure, the maximum line inttime is "frame height - 5" and column inttime is "frame width - 1". Upper 16 bits of inttime register represent number of lines for line inttime and lower 8 bits of inttime register represent number of column inttime, where number of column changes in framewidth/256 increment.



Figure 18 Fundamental concept of integration time

Table 16 shows registers relevant to integration time.

Table 16 Register Table - Integration time

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
inttime_h	B	6E	[7:0]	0x01	RW	wr_en	Integration time (line) High Byte
inttime_m	B	6F	[7:0]	0x40	RW	wr_en	Integration time (line) Low Byte
inttime_l	B	70	[7:0]	0x00	RW	wr_en	Iinteration time (column)
frmvar_en	B	04	[7]	1'b0	RW	aev	Variable frame enable 1'b0 : disable 1'b1 : enable

[1] Image capture method in which each frame is scanned row by row instead of capturing entire frame at once

Global Gain

Global gain affects analog gain level of comparators, which determines Bayer data values. In PS6210K, global gain is ranged from 0x00 to 0x5F.



Figure 19 Globalgain's gain

Table 17 shows registers relevant to global gain.

Table 17 Register Table - Global Gain

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
globalgain	B	71	[7:0]	0x00	RW	wr_en	Analog gain

Digital Gain

Analog signal is converted to digital value through ADC operation, and the digital value can be amplified by digital gain. digitalgain register's upper 4 bits are positive integer and lower 4 bits are fraction.

Table 18 shows registers relevant to digital gain

Table 18 Register Table - Digital gain

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
digitalgain	B	72	[7:0]	0x10	RW	wr_en	Digital gain

Exposure factor update control

If the exposure factor is changed over several frames, the brightness of the screen changes for each frame, which causes hunting. Therefore, exposure related registers are updated at once and the brightness of the screen is not changed many times.

- If wr_en = 1'b1, exposure register is updated. and then wr_en = 1'b0.
- If wr_en_off = 1'b1, wr_en is disabled.

Table 19 shows registers relevant to exposure register update

Table 19 Register Table - Exposure register update

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
wr_en	B	7A	[0]	0x00	RW		Update exposure related register 1'b0 : no update 1'b1 : wr_en set
wr_en_off	B	7B	[0]	0x00	RW		wr_en control register 1'b0 : wr_en enable 1'b1 : wr_en disable

Genlock

Genlock Configuration

Generator locking (genlock) synchronizes internal synchronous timing of master and slave. The PS6210K includes genlock sync method to achieve genlock.

- Genlock Sync Method
  Master device generates reference synchronous signal, which outputs via GENLOCK pad. Slave device receives the reference synchronous signal via its GENLOCK pad to achieve genlock. Figure 20 shows example of genlock sync set-up for using external MPU as master, whereas Figure 21 uses the PS6210K as master.

  – GENLOCK signal
    Slave device requires at least 4 pclk width of the reference synchronous signal for reliable genlock operation (refer to Figure 22). If the PS6210K is the master device, the signal width can be adjusted by changing genlock_width register.



Figure 20 Genlock Sync configuration with external MPU



Figure 21 Genlock Sync configuration with another the PS6210K



Figure 22 GENLOCK reference signal waveform

Genlock Sync Method

- Genlock Master Mode (genlock_master = 1’b1)

In the case of the PS6210K acting as the master device, if internal rcount and ccount value are equal to rcount_genlock and ccount_genlock respectively, master device outputs the reference synchronous signal via GENLOCK pad and the signal remains high for genlock_width * pclk.



Figure 23 Example of timing diagram @master mode

- Genlock Slave Mode (genlock_master = 1'b0)
  In the case of the PS6210K acting as the slave device, if the slave device receives reference synchronous signal from master device via GENLOCK pad, internal rcount and ccount are initialized to rcount_genlock and (ccount_genlock + 1) respectively at rising edge of the signal.



Figure 24 Example of timing diagram @slave mode

Note If the synchronization timing difference between master and slave is large, sudden shift in brightness may occur in slave device's image.

Figure 25 shows timing diagram of genlock sync method with the PS6210K as master device.



Figure 25 Example of timing diagram @genlock sync mode

Table 20 shows registers relevant to genlock sync method.

Table 20 Register Table - genlock sync mode

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
genlock_pad_en	A	61	[0]	1'b0	RW		Genlock pad enable 1'b0 : disable 1'b1 : enable
genlock_en	B	09	[1]	1'b0	RW		GENLOCK enable 1'b0 : disable 1'b1 : enable
genlock_master	B	09	[0]	1'b0	RW		GENLOCK master 1'b0 : slave 1'b1 : master
rcount_genlock_h	B	4A	[4:0]	0x00	RW		Genlock row count High Byte
rcount_genlock_l	B	4B	[7:0]	0x01	RW		Genlock row count Low Byte
ccount_genlock_h	B	4C	[4:0]	0x00	RW		Genlock column count High Byte
ccount_genlock_l	B	4D	[7:0]	0x01	RW		Genlock column count Low Byte
genlock_width	B	4E	[7:0]	0x10	RW		Genlock pulse width

Test Pattern (TP) Control

TP control generates test images from ISP block. Test images type can be selected by setting tp_ctrl_0 registers. In case of test image types from 0x15 to 0x1A values for tp_ctrl_0, tp_ctrl_1/2/3/4 registers are used as color values and the following rule shows how the color value is determined:

- R : {tp_ctrl_1_h, tp_ctrl_1_l[1:0]}
- Gr : {tp_ctrl_2_h, tp_ctrl_2_l[1:0]}
- Gb : {tp_ctrl_3_h, tp_ctrl_3_l[1:0]}
- B : {tp_ctrl_4_h, tp_ctrl_4_l[1:0]}

Table 21 shows registers relevant to Test Pattern ctrl

Table 21 Register Table - Test pattern ctrl

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
tp_seq	B	11	[4:3]	1'b0	RW		Test pattern block input sequence selection
tp_ctrl_0	B	EF	[7:0]	0x00	RW		TP control 0
tp_ctrl_1_h	B	F0	[7:0]	0x00	RW		TP control 1 High Byte
tp_ctrl_1_l	B	F1	[7:0]	0x00	RW		TP control 1 Low Byte
tp_ctrl_2_h	B	F2	[7:0]	0x00	RW		TP control 2 High Byte
tp_ctrl_2_l	B	F3	[7:0]	0x00	RW		TP control 2 Low Byte
tp_ctrl_3_h	B	F4	[7:0]	0x00	RW		TP control 3 High Byte
tp_ctrl_3_l	B	F5	[7:0]	0x00	RW		TP control 3 Low Byte
tp_ctrl_4_h	B	F6	[7:0]	0x00	RW		TP control 4 High Byte
tp_ctrl_4_l	B	F7	[7:0]	0x00	RW		TP control 4 Low Byte
tp_width_h	B	F8	[2:0]	0x07	RW		TP width High Byte
tp_width_l	B	F9	[7:0]	0x88	RW		TP width Low Byte



tp_control_1, tp_control_2, tp_control_3, tp_control_4, tp_control_5 = 0xFF

Figure 26 Test image

MIPI

Reference For Design

MIPI design in the PS6210K is based on “MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2), Version 1.00” and “MIPI Alliance Standard for D-PHY, Version 0.65” specification documents. Output of MIPI consists of one clock lane and two data lanes.



Figure 27 MIPI block diagram

MIPI Clock Relations

Figure 28 shows Clock and MIPI operation. The mipi_clk operates at a frequency four times faster than dclk. In addition, it is used for generating MIPI data and clock lane signal. The dclk is clock rate determined by isp_clk, raw bit, MIPI lane. Table 22 shows clock rate setting.



Figure 28 MIPI clock relations diagram

Table 22 MIPI clock with lane and frame rate

FPS	clock domain	MIPI 1 lane	MIPI 2 lane
		raw 10-bit(Mhz)	raw 10-bit(Mhz)
30fps	pclk	74.25	74.25
	dclk	92.8125	46.40625
	mipi_clk	371.25	185.625
	PLL2	371.25	185.625
	PLL1	297	297

Figure 29 shows raw 10-bit format.



Figure 29 MIPI raw10 frame format

Table 23 shows registers relevant to MIPI and LVDS mode setting.

Table 23 Register Table - MIPI and LVDS mode setting

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
mipi_en	F	04	[6]	1'b0	RW	aev	MIPI enable 1'b0 : disable 1'b1 : enable
clk_hs_mode	F	04	[4]	1'b1	RW	aev	MIPI clock lane hs mode 1'b0 : LP & HS mode 1b'1 : only HS mode
mipi_lane	F	08	[3:2]	2'b00	RW		MIPI lane selector 2'b00 : 1 lane mode 2'b01 : 2 lane mode

MIPI Global Operation

- Data Unit and Bit Transmission Order

MIPI transmitter serially sends data in byte unit starting from LSB. Figure 30 shows MIPI data transfer order.



Figure 30 MIPI transmission order

- Lane States and Line Levels

Transmitter functions determine the Lane state by driving certain Line levels. During normal operation either a HS-TX or a LP-TX is driving a Lane. A HS-TX always drives the Lane differentially. The two LP-TX's drive the two Lines of a Lane independently and single-ended. This results in two possible High-Speed Lane states and four possible Low-Power Lane states. The High-Speed Lane states are Differential-0 and Differential-1. Low Power signaling is used for both Control mode and Escape mode. The interpretation of Low-Power Lane states depends on the mode of operation.



Figure 31 MIPI PAD levels

- Operating Modes : Control, High-Speed, and Escape
  During normal operation a Data Lane will be either in Control or High-Speed mode. High-Speed Data transmission happens in bursts and starts from and ends at a Stop state (LP-11), which is by definition in Control mode. The Lane is only in high-speed mode during Data bursts. The sequence to enter high speed mode is : LP-11, LP-01, LP-00 at which point the Data Lane remains in high speed mode until a LP-11 is received. The special Escape mode can only be entered via a request within Control mode. The Data Lane shall always exit Escape mode and return to Control mode after detection of a Stop state. If not in High-Speed or Escape mode the Data Lane shall stay in Control mode. For Data Lanes and for Clock Lanes the Stop state serves as general standby state and may last for any period of time > T_{LPX}. Possible events starting from and ending in the Stop state are High-Speed Data Transmission burst (LP-11, LP-01, LP-00) and Escape mode request (LP-11, LP-10, LP-00, LP-01, LP-00). The Lane shall stay in the Stop state as long as no other state is presented on the Lane.

Table 24 Lane states description

State Code	Line Voltage Levels		High-Speed	Low-Power	
	DP-Line	DN-Line	Burst Mode	Control Mode	Escape Mode
HS-0	HS Low	HS High	Differential-0	N/A	N/A
HS-1	HS High	HS Low	Differential-1	N/A	N/A
LP-00	LP Low	LP Low	N/A	Bridge	Space
LP-01	LP Low	LP High	N/A	HS-Rqst	Mark-0
LP-10	LP High	LP Low	N/A	LP-Rqst	Mark-1
LP-11	LP High	LP High	N/A	Stop	N/A

Table 25 shows registers relevant to PAD level control based on MIPI state.

Table 25 Register Table - MIPI PAD control

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
mipi_ck_control	F	05	[7:4]	4'b1010	RW		MIPI CKP/CKN pad state control 4'b0000 : Normal operation mode 4'b0001 : CKP/CKN = LP-00 state 4'b0010 : CKP/CKN = LP-01 state 4'b0011 : CKP/CKN = LP-10 state 4'b0100 : CKP/CKN = LP-11 state 4'b0101 : CKP/CKN = HS-0 state 4'b0110 : CKP/CKN = HS-1 state 4'b0111 : CKP/CKN = Hi-z state 4'b1000 : CKP/CKN = ULP state 4'b1010 : CKP/CKN = power down
mipi_d0_control	F	06	[7:4]	4'b1010	RW		MIPI DP0/DN0 pad state control 4'b0000 : Normal operation mode 4'b0001 : DP0/DN0 = LP-00 state 4'b0010 : DP0/DN0 = LP-01 state 4'b0011 : DP0/DN0 = LP-10 state 4'b0100 : DP0/DN0 = LP-11 state 4'b0101 : DP0/DN0 = HS-0 state 4'b0110 : DP0/DN0 = HS-1 state 4'b0111 : DP0/DN0 = Hi-z state 4'b1000 : DP0/DN0 = ULP state 4'b1001 : DP0/DN0 = Serializer Test

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							mode 4'b1010 : DP0/DN0 = power down
mipi_d1_control	F	06	[3:0]	4'b1010	RW		MIPI DP1/DN1 pad state control 4'b0000 : Normal operation mode 4'b0001 : DP1/DN1 = LP-00 state 4'b0010 : DP1/DN1 = LP-01 state 4'b0011 : DP1/DN1 = LP-10 state 4'b0100 : DP1/DN1 = LP-11 state 4'b0101 : DP1/DN1 = HS-0 state 4'b0110 : DP1/DN1 = HS-1 state 4'b0111 : DP1/DN1 = Hi-z state 4'b1000 : DP1/DN1 = ULP state 4'b1001 : DP1/DN1 = Serializer Test mode 4'b1010 : DP1/DN1 = power down
d0_lane_swap	F	09	[7:6]	2'b00	RW		Data0 lane data swap 2'b00 : d0 lane data 2'b01 : d1 lane data 2'b1x : prohibit
d1_lane_swap	F	09	[5:4]	2'b01	RW		Data1 lane data swap 2'b00 : d0 lane data 2'b01 : d1 lane data 2'b1x : prohibit
mipi_ck_NP_swap	F	0B	[3]	1'b0	RW		Mipi clock N/P swap
d0_NP_swap	F	0B	[7]	1'b0	RW		Data0 N/P swap
d1_NP_swap	F	0B	[6]	1'b0	RW		Data1 N/P swap
mipi_test_d0	F	2D	[7:0]	0xAA	RW		MIPI test data 0 for HS state
mipi_test_d1	F	2E	[7:0]	0xFF	RW		MIPI test data 1 for HS state

Low Level Protocol

The Low Level Protocol (LLP) is a byte oriented, packet based protocol that supports the transport of image data using Short and Long packet formats. For each packet structure, exit from the low power state followed by the Start of Transmission (SoT) sequence indicates the start of the packet. The End of Transmission (EoT) sequence followed by the low power state indicates the end of the packet.



Figure 32 MIPI low level protocol

- Short Packet Format

The PS6210K supports two types of Short Packets for frame synchronization : Frame Start (FS) Packet and Frame End (FE) Packet. Data ID field is 00h for FS and 01h for FE. Each image frame shall begin with a FS packet containing the Frame Start Code. The FS Packet shall be followed by one or more long packets containing image data. Each image frame shall end with a FE packet containing the Frame End Code. For FS and FE synchronization packets the Short Packet Data Field shall contain a 16-bit frame number. This frame number is the same for the FS and FE synchronization packets corresponding to a given frame. The 16-bit frame number shall always be non-zero to distinguish it from the use-case where frame number is inoperative and remains set to zero. The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be detected in the Short Packet.



Figure 33 MIPI short packet structure

- Long Packet Format
  A Long Packet shall consist of 3 elements : a 32-bit Packet Header (PH), an application Data Payload with a variable number of 8-bit words and a 16-bit Packet Footer (PF). The Packet Header is further composed of three elements : an 8-bit Data Identifier, a 16-bit Word Count field and an 8-bit ECC. The Packet Footer has one element : a 16-bit checksum. The Word Count defines the number of 8-bit data words in the Data Payload between the end of the Packet Header and the start of the Packet Footer. Neither the Packet Header nor the Packet Footer shall be included in the Word Count. After the end of the Packet Header the receiver reads the next WC*8-bits data words of the Data Payload. While reading the Data Payload the receiver shall not look for any embedded sync codes. Therefore, there are no limitations on the value of a data word. Once the receiver has read the Data Payload it reads the checksum in the Packet Footer. In the generic case, the length of the Data Payload shall be a multiple of 8-bit data words. In addition, each image data format may impose additional restrictions on the length of the payload data. Each byte shall be transmitted least significant bit first. Multi-byte elements such as Word Count, Checksum and the Short packet 16-bit Data Field shall be transmitted least significant byte first.



Figure 34 MIPI long packet structure

Table 26 MIPI Data Type and Data ID

Data ID	Data Type (Image Format)	Packet Type
00 hex	Frame start	Short
01 hex	Frame end	Short
2B hex	Raw bayer 10-bit	Long

Table 27 shows registers relevant to MIPI packet.

Table 27 Register Table - MIPI packet control

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
mipi_pkt_size0_h	F	36	[7:0]	0x09	RW		MIPI word counter size 0 control for image data High Byte
mipi_pkt_size0_l	F	37	[7:0]	0x6F	RW		MIPI word counter size 0 control for image data Low Byte
mipi_data_id0	F	42	[7:0]	0x2B	RW		MIPI data 0 identifier

- Packet Spacing and Frame Format
  Between Low Level Protocol packets there must always be a transition into and out of the Low Power State (LPS). The packet spacing does not have to be a multiple of 8-bit data words as the receiver will synchronize to the correct byte boundary during the SoT sequence prior to the Packet Header of the next packet.



Figure 35 MIPI multiple packet

MIPI Electrical Characteristics

- Low-Power Transmitter
  The Low-Power transmitter is a slew-rate controlled push-pull driver. It is used for driving the Lines in all Low-Power operating modes. It is therefore important that the static power consumption of a LP transmitter be as low as possible. The slew-rate of signal transitions is bounded in order to keep EMI low.



Figure 36 D-PHY signaling levels

Table 28 LP transmitter DC characteristics

Parameter	Description	Min	Nom	Max	Units	Notes
V_{OL}	Thevenin output low level	-50		50	mV	
V_{OH}	Thevenin output high level	1.1	1.2	1.3	V	
Z_{OLP}	Output Impedance of LP transmitter	110			Ohm	

Table 29 LP transmitter DC characteristics

Parameter	Description	Min	Nom	Max	Units	Notes
t_{RLP} / t_{FLP}	15%-85% rise time and fall time			25	ns	1, 5
t_{REOT}	30%-85% rise time in EOT state			35	ns	4, 5, 6
dV/dt_{SR}	Slew rate			120	mV/ns	1, 2, 3
C_{LOAD}	Load Capacitance	0		70	pF	

Notes 1. When the output is loaded with a capacitive load C_{LOAD}
Notes 2. When the output voltage is between 15% and below 85% of the fully settled LP signal levels.
Notes 3. Measured as average across 50mV segment of the output signal transition.
Notes 4. The rise-time of t_{REOT} starts from the HS common level at the moment the differential amplitude drops below 70mV, due to stopping the differential drive.
Notes 5. For capacitive loads from 0-70pF
Notes 6. With an additional load capacitance CCM between 0-60pF on the termination center tap at RX side of the link.

- High-Speed Transmitter
  The reference characteristic impedance level is 100 Ohm differential, 50 Ohm single-ended per wire, and 25 Ohm common-mode for both wires together. A HS differential signal driven on the DP and DN pins is generated by a differential output driver. For reference, DP is considered as the positive side and DN as the negative side. The Lane state is called Differential-1 (HS-1) when the potential on DP is higher than the potential of DN. The Lane state is called Differential-0 (HS-0), when the potential on DP is lower than the potential of DN.

The differential output voltage V_{OD} is defined as the difference of the voltages V_{DP} and V_{DN} at the DP and DN pins, respectively.

$V_{OD}=V_{DP}-V_{DN}$

The output voltages V_{DP} and V_{DN} at the DP and DN pins shall not exceed the high-speed output high voltage V_{OHHS}. The common-mode voltage V_{CMTX} is defined as the arithmetic mean value of the voltages at the DP and DN pins :

$V_{CMTX}=(V_{DP}+V_{DN})/2$

Table 30 HS transmitter DC characteristics

Parameter	Description	Min	Nom	Max	Units	Notes
V_{OD}	HS transmit differential voltage	140	200	270	mV	1
V_{CMTX}	HS transmit static common mode voltage	150	200	250	mV	1
$\triangle V_{OD}$	VOD mismatch when output is Differential-1 or Differne-tial-0			10	mV	
$\triangle V_{CMTX}$	VCMTX mismatch when output is Differential-1 or Differ-ential-0			5	mV	
V_{OHHS}	HS output high voltage			360	mV	1
Z_{OS}	Single ended output impedance	40	50	62.5	W	
$\triangle Z_{OS}$	Single ended output impedance mismatch			10	%	

Notes 1. Value when driving into load impedance

Table 31 HS transmitter AC characteristics

Parameter	Description	Min	Nom	Max	Units	Notes
$\Delta V_{CMTX(HF)}$	Common-level variation above 450MHz			15	mV_{RMS}	

Parameter	Description	Min	Nom	Max	Units	Notes
$\Delta V_{CMTX(LF)}$	Common-level variation between 50-450MHz			25	mV_{PEAK}	1
t_R / t_F	20%-80% rise time and fall time	150		$0.3UI_{NOM}$	ps	2
Notes 1. VPP is the voltage difference compared to the DC average common-mode potential. Notes 2. UI_{NOM} is the long term average Unit Interval.						

- High-Speed Data-Clock Timing
  The Master side of the Link shall send a differential clock to the Slave side to be used for data sampling. This clock is at a fixed nominal frequency and stable for the entire duration of a data transfer. The DDR [Double Data Rate] Clock signal maintains a quadrature phase relationship to the data signal. Data will be sampled by both the rising and falling edges of the Clock signal. The Clock signal is a differential signal. Use of the term “rising-edge” means “rising edge of the signal (CLPp – CLKn)” and similarly for “falling edge”. Therefore, the frequency of the Clock signal will be half the desired data rate in bits per second. The timing relationship of the DDR Clock differential signal to the NRZ Data differential signal is shown in Figure 37 . Data is launched in a quadrature relationship to the clock such that the Clock signal edge may be used directly by the receiver to sample the received data. The rising edge of the DDR Clock is sent during the first bit of each byte, such that the receiver can sample the bits of each byte starting with a rising edge.



Figure 37 Data to clock timing

Table 32 MIPI clock signal spec

Clock Parameter	Symbol	Min	Nom	Max	Units	Notes
$UI_{instantaneous}$	UI_{INST}	0.8		1.2	UI_{NOM}	
Data to Clock Skew	T_{SKEW}	-0.075		0.075	U_{INOM}	

Electrical Characteristics

PS6210K does not have tolerant input pads. The input signal must have HVDD power level for stable operation. If the power of input signal is higher than the recommended level, leakage current may flow via short circuit path in the input pads.

DC Characteristics

Absolute maximum ratings [1]
AVDD supply voltage : -0.3 [V] to 4.0 [V]
HVDD supply voltage : -0.3 [V] to 4.0 [V]
DVDD supply voltage : -0.3 [V] to 1.8 [V]
DVDDM supply voltage : -0.3 [V] to 1.8 [V]
DC VTG at any input pin : -0.3 [V] to HVDD+0.3 [V]
DC VTG at any output pin : -0.3 [V] to HVDD+0.3 [V]
Storage temperature : -40 [^{o}C] to + 125 [^{o}C]

Table 33 DC characteristics

Symbol	Descriptions	Min	Typ	Max	Unit
AVDD	Analog VDD(AVDD) voltage relative to GND(AGND) level	3.05	3.3	3.63	[V]
HVDD	High VDD(HVDD) voltage relative to GND(HGND) level	1.62	1.8 3.3	3.63	[V]
DVDD	Digital VDD(DVDD) voltage relative to GND(DGND) level	1.08	1.2	1.32	[V]
DVDDM	Digital MIPI VDD(DVDDM) voltage relative to GND(DGND) level	1.08	1.2	1.32	[V]
I_{DDD}	HVDD=3.3 [V] @DVP		TBD		[mA]
	HVDD=3.3 [V] @MIPI		TBD		
	AVDD= 3.3 [V] @ DVP		TBD		
	AVDD= 3.3 [V] @ MIPI		TBD		
	DVDD= 1.2 [V] @ DVP		TBD		
	DVDD= 1.2 [V] @ MIPI		TBD		
	DVDDM=1.2 [V] @ DVP		TBD		
	DVDDM=1.2 [V] @ MIPI		TBD		
I_{DDS}	Standby supply current @ all = 3.3 [V], PVI		TBD		[uA]
V_{IL1}	Input voltage low level			HVDD * 0.3 @ HVDD=3.3	[V]
				HVDD * 0.1 @ HVDD=1.8	[V]

[1]Excessive stresses may cause permanent damage to the device.

Symbol	Descriptions	Min	Typ	Max	Unit
V_{IH1}	Input voltage high level	HVDD * 0.7 @ HVDD=3.3			[V]
		HVDD * 0.9 @ HVDD=1.8			[V]
V_{IL2}	Input voltage low level for rClk, rData.			HVDD * 0.3 @ HVDD=3.3	[V]
				HVDD * 0.2 @ HVDD=1.8	[V]
V_{IH2}	Input voltage high level for rClk, rData	HVDD * 0.7 @ HVDD=3.3			[V]
		HVDD * 0.8 @ HVDD=1.8			[V]
C_{IN}	Input pin capacitance			TBD	[pF]
V_{OL1}	Output voltage low			HVDD * 0.3 @ HVDD=3.3	[V]
				HVDD * 0.1 @ HVDD=1.8	[V]
V_{OH1}	Output voltage high	HVDD * 0.7 @ HVDD=3.3			[V]
		HVDD * 0.9 @ HVDD=1.8			[V]
V_{OL2}	Output voltage low level for rClk, rData.			HVDD * 0.3 @ HVDD=3.3	[V]
				HVDD * 0.2 @ HVDD=1.8	[V]

Symbol	Descriptions	Min	Typ	Max	Unit
V_{OH2}	Output voltage high level for rData.	HVDD * 0.7 @ HVDD=3.3			[V]
		HVDD * 0.8 @ HVDD=1.8			[V]
I_{IN}	Input leakage current	-10		10	[uA]
I_{OT}	Output leakage current	-10		10	[uA]

AC Characteristics

Table 34 2-wire serial interface characteristics

Symbol	Descriptions	Min	Typ	Max	Unit
f_{SCL}	2-wire serial interface Clock frequency	-	-	400	kHz
T_{ic}	2-wire serial interface Clock period	2.5	-	-	us
T_{icl}	2-wire serial interface Clock low level width	1.66	-	-	us
T_{ich}	2-wire serial interface Clock high level width	0.83	-	-	us
T_{iss}	Setup time for start condition	0.83	-	-	us
T_{ihs}	Hold time for start condition	0.83	-	-	us
T_{isd}	Setup time for input data	266	-	-	ns
T_{ihd}	Hold time for input data	0	-	-	ns
T_{isp}	Setup time for stop condition	0.83	-	-	us
T_{buf}	Bus free time between a stop and a new start condition	1.66	-	-	us
T_{oaa}	Delay from SCL falling edge to output data transition	-	-	354	ns
T_r	10% to 90% rising time for SCL/SDA (load : 10pF)	-	-	46	ns
T_f	90% to 10% falling time for SCL/SDA (load : 10pF)	-	-	37	ns
R_p	SCL, SDA pull-up resistor	-	TBD	-	kΩ



Figure 38 Timing diagram of SCL and SDA

Register Map

Table 35 Register Table - Group A

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
DeviceID_H	A	00	[7:0]	0x31	RO		Device ID High Byte
DeviceID_L	A	01	[7:0]	0x09	RO		Device ID Low Byte
RevNumber	A	02	[7:0]	0x00	RO		Revision number
bank	A	03	[7:0]	0x00	RW		Register group selector
mirror	A	05	[1:0]	0x00	RW	aev	Image Inversion mirror[1] : vertical inversion mirror[0] : horizontal inversion
framewidth_h	A	06	[4:0]	0x08	RW	aev	Framewidth High Byte (must be larger than window width)
framewidth_l	A	07	[7:0]	0x97	RW	aev	Framewidth Low Byte (must be larger than window width)
frameheight_h	A	08	[4:0]	0x04	RW	aev	Frameheight High Byte (must be larger than window height)
frameheight_l	A	09	[7:0]	0x64	RW	aev	Frameheight Low Byte (must be larger than window height)
vsyncstartrow_f0_h	A	14	[4:0]	0x00	RW	aev	Vsync generation row 0 start point High Byte
vsyncstartrow_f0_l	A	15	[7:0]	0x0A	RW	aev	Vsync generation row 0 start point Low Byte
vsyncstoprow_f0_h	A	16	[4:0]	0x04	RW	aev	Vsync generation row 0 stop point High Byte
vsyncstoprow_f0_l	A	17	[7:0]	0x4A	RW	aev	Vsync generation row 0 stop point Low Byte
vsynccolumn_h	A	18	[4:0]	0x00	RW	aev	Vsync generation column point High Byte
vsynccolumn_l	A	19	[7:0]	0x00	RW	aev	Vsync generation column point Low Byte
sync_blankEAV_h	A	1A	[1:0]	0x02	RW		Blank EAV header control High Byte
sync_blankEAV_l	A	1B	[7:0]	0xD8	RW		Blank EAV header control Low Byte
sync_blankSAV_h	A	1C	[1:0]	0x02	RW		Blank SAV header control High Byte
sync_blankSAV_l	A	1D	[7:0]	0xAC	RW		Blank SAV header control Low Byte
sync_activeEAV_h	A	1E	[1:0]	0x02	RW		Active EAV header control High Byte
sync_activeEAV_l	A	1F	[7:0]	0x74	RW		Active EAV header control Low Byte
sync_activeSAV_h	A	20	[1:0]	0x02	RW		Active SAV header control High Byte
sync_activeSAV_l	A	21	[7:0]	0x00	RW		Active SAV header control Low Byte
sync_CCIR_FF_h	A	22	[1:0]	0x03	RW		Format header control0 High Byte
sync_CCIR_FF_l	A	23	[7:0]	0xFF	RW		Format header control0 Low Byte
sync_CCIR_00_h	A	24	[1:0]	0x00	RW		Format header control1 High Byte
sync_CCIR_00_l	A	25	[7:0]	0x00	RW		Format header control1 Low Byte
sync_CCIR_80_h	A	26	[1:0]	0x02	RW		Blank data control0 High Byte
sync_CCIR_80_l	A	27	[7:0]	0x00	RW		Blank data control0 Low Byte
sync_CCIR_10_h	A	28	[1:0]	0x00	RW		Blank data control1 High Byte
sync_CCIR_10_l	A	29	[7:0]	0x40	RW		Blank data control1 Low Byte

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
sync_data_min_h	A	2A	[1:0]	0x00	RW		Minimum active data High Byte
sync_data_min_l	A	2B	[7:0]	0x01	RW		Minimum active data Low Byte
sync_data_max_h	A	2C	[1:0]	0x03	RW		Maximum active data High Byte
sync_data_max_l	A	2D	[7:0]	0xFE	RW		Maximum active data Low Byte
i2c_control_1	A	35	[7:0]	0x50	RW		I2c control register 1
softreset	A	37	[0]	0x00	RW		Soft reset 1'b0 : disable 1'b1 : enable (after succesful reset value reverts to 0)
sync_control_0	A	39	[7:0]	0x00	RW		Sync control 0
sync_control_1	A	3A	[7:0]	0x02	RW		Sync control 1
pll_control2	A	55	[7:0]	0x7A	RW		pll_control 2
pll_tg_n_cnt	A	57	[7:0]	0x2C	RW		TG PLL multiplication factor
pll_tg_r_cnt	A	58	[4:0]	0x04	RW		TG PLL division factor
pll_mp_n_cnt	A	59	[7:0]	0x2C	RW		MIPI PLL multiplication factor
pll_mp_r_cnt	A	5A	[4:0]	0x04	RW		MIPI PLL division factor
clkdiv1	A	5B	[7:0]	0x20	RW		Clock divider 1
clkdiv2	A	5C	[7:0]	0x10	RW		Clock divider 2
pad_control1	A	5F	[7:0]	0x00	RW		Pad control 1
pad_control2	A	60	[7:0]	0x00	RW		Pad control 2
pad_control3	A	61	[7:0]	0x00	RW		Pad control 3
pad_control4	A	62	[7:0]	0x00	RW		Pad control 4
pad_control5	A	63	[7:0]	0x00	RW		Pad control 5
pad_control7	A	65	[7:0]	0x00	RW		Pad control 7
pad_control8	A	66	[7:0]	0x00	RW		Pad control 8
pad_control9	A	67	[7:0]	0x00	RW		Pad control 9
pad_control10	A	68	[7:0]	0x00	RW		Pad control 10
pad_control11	A	69	[7:0]	0x00	RW		Pad control 11
pad_control12	A	6A	[7:0]	0x00	RW		Pad control 12

Table 36 Register Table - Group B

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
bayer_control_01	B	04	[7:0]	0x02	RW	aev	Bayer control 01
bayer_control_06	B	09	[7:0]	0xE0	RW		Bayer control 06
rcount_genlock_h	B	4A	[4:0]	0x00	RW		Genlock row count High Byte
rcount_genlock_l	B	4B	[7:0]	0x01	RW		Genlock row count Low Byte
ccount_genlock_h	B	4C	[4:0]	0x00	RW		Genlock column count High Byte
ccount_genlock_l	B	4D	[7:0]	0x01	RW		Genlock column count Low Byte
genlock_width	B	4E	[7:0]	0x10	RW		Genlock pulse width
inttime_h	B	6E	[7:0]	0x01	RW	wr_en	Integration time (line) High Byte
inttime_m	B	6F	[7:0]	0x40	RW	wr_en	Integration time (line) Low Byte
inttime_l	B	70	[7:0]	0x00	RW	wr_en	Iinteration time (column)
globalgain	B	71	[7:0]	0x00	RW	wr_en	Analog gain
digitalgain	B	72	[7:0]	0x10	RW	wr_en	Digital gain
wr_en	B	7A	[0]	0x00	RW		Update exposure related register 1'b0 : no update 1'b1 : wr_en set
wr_en_off	B	7B	[0]	0x00	RW		wr_en control register 1'b0 : wr_en enable 1'b1 : wr_en disable
tp_ctrl_0	B	EF	[7:0]	0x00	RW		TP control 0
tp_ctrl_1_h	B	F0	[7:0]	0x00	RW		TP control 1 High Byte
tp_ctrl_1_l	B	F1	[7:0]	0x00	RW		TP control 1 Low Byte
tp_ctrl_2_h	B	F2	[7:0]	0x00	RW		TP control 2 High Byte
tp_ctrl_2_l	B	F3	[7:0]	0x00	RW		TP control 2 Low Byte
tp_ctrl_3_h	B	F4	[7:0]	0x00	RW		TP control 3 High Byte
tp_ctrl_3_l	B	F5	[7:0]	0x00	RW		TP control 3 Low Byte
tp_ctrl_4_h	B	F6	[7:0]	0x00	RW		TP control 4 High Byte
tp_ctrl_4_l	B	F7	[7:0]	0x00	RW		TP control 4 Low Byte
tp_width_h	B	F8	[2:0]	0x07	RW		TP width High Byte
tp_width_l	B	F9	[7:0]	0x88	RW		TP width Low Byte

Table 37 Register Table - Group F

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
mipi_control_0	F	04	[7:0]	0x30	RW	aev	MIPI control 0
mipi_control_1	F	05	[7:0]	0xAB	RW		MIPI control 1
mipi_control_2	F	06	[7:0]	0xAA	RW		MIPI control 2
mipi_control_4	F	08	[7:0]	0x01	RW		MIPI control 4
mipi_control_5	F	09	[7:0]	0x1B	RW		MIPI control 5
mipi_control_7	F	0B	[7:0]	0x00	RW		MIPI control 7
mipi_test_d0	F	2D	[7:0]	0xAA	RW		MIPI test data 0 for HS state
mipi_test_d1	F	2E	[7:0]	0xFF	RW		MIPI test data 1 for HS state
mipi_pkt_size0_h	F	36	[7:0]	0x09	RW		MIPI word counter size 0 control for image data High Byte
mipi_pkt_size0_l	F	37	[7:0]	0x6F	RW		MIPI word counter size 0 control for image data Low Byte
mipi_data_id0	F	42	[7:0]	0x2B	RW		MIPI data 0 identifier

Table 38 Register Table - Control register map

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
pad_control1	A	5F	[5:4]	2'b00	RW		**stdby_lv** Output data pad stdby level selector 2'b00 : low 2'b01 : high 2'b1x : hi-z
pad_control2	A	60	[7]	1'b0	RW		**pclk_pol** PCLK pad polarity control 1'b0 : disable 1'b1 : enable
	A	60	[6]	1'b0	RW		**pclk_pad_en** PCLK pad enable 1'b0 : disable 1'b1 : enable
	A	60	[5:4]	2'b00	RW		**pclk_pad_drv** PCLK pad drivability control
	A	60	[3:0]	4'b0000	RW		**digi_pclk_delay** PCLK timing delay delay = dly_digi_PCLK*0.4 ns
pad_control3	A	61	[7]	1'b0	RW		**vsync_pad_en** Vsync pad enable 1'b0 : disable 1'b1 : enable
	A	61	[6:5]	2'b00	RW		**hsync_drv** Vsync pad drivability control
	A	61	[4]	1'b0	RW		**hsync_pad_en** Hsync pad enable 1'b0 : disable 1'b1 : enable
	A	61	[3:2]	2'b00	RW		**pad_drv** Data pad drivability control
	A	61	[1]	1'b0	RW		**dpad_swap** Data pad swap option 1'b0 : [MSB:LSB] 1'b1 : [LSB:MSB]
	A	61	[0]	1'b0	RW		**genlock_pad_en** Genlock pad enable 1'b0 : disable 1'b1 : enable
pad_control4	A	62	[5]	1'b0	RW		**d9_pad_en** Data9 pad enable 1'b0 : disable 1'b1 : enable
	A	62	[4]	1'b0	RW		**d8_pad_en** Data8 pad enable 1'b0 : disable 1'b1 : enable
	A	62	[3]	1'b0	RW		**d7_pad_en**

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							Data7 pad enable 1'b0 : disable 1'b1 : enable
	A	62	[2]	1'b0	RW		**d6_pad_en** Data6 pad enable 1'b0 : disable 1'b1 : enable
	A	62	[1]	1'b0	RW		**d5_pad_en** Data5 pad enable 1'b0 : disable 1'b1 : enable
	A	62	[0]	1'b0	RW		**d4_pad_en** Data4 pad enable 1'b0 : disable 1'b1 : enable
pad_control5	A	63	[7]	1'b0	RW		**d3_pad_en** Data3 pad enable 1'b0 : disable 1'b1 : enable
	A	63	[6]	1'b0	RW		**d2_pad_en** Data2 pad enable 1'b0 : disable 1'b1 : enable
	A	63	[5]	1'b0	RW		**d1_pad_en** Data1 pad enable 1'b0 : disable 1'b1 : enable
	A	63	[4]	1'b0	RW		**d0_pad_en** Data0 pad enable 1'b0 : disable 1'b1 : enable
pad_control7	A	65	[6:4]	3'b000	RW		**dly_hsync_ctrl** Hsync timing delay delay = hsync_ctrl*0.8 ns
pad_control8	A	66	[6:4]	3'b000	RW		**dly_d09_ctrl** D9 timing delay delay = d09_ctrl*0.8 ns
	A	66	[2:0]	3'b000	RW		**dly_d08_ctrl** D8 timing delay delay = d08_ctrl*0.8 ns
pad_control9	A	67	[6:4]	3'b000	RW		**dly_d07_ctrl** D7 timing delay delay = d07_ctrl*0.8 ns
	A	67	[2:0]	3'b000	RW		**dly_d06_ctrl** D6 timing delay delay = d06_ctrl*0.8 ns
pad_control10	A	68	[6:4]	3'b000	RW		**dly_d05_ctrl** D5 timing delay

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							delay = d05_ctrl*0.8 ns
	A	68	[2:0]	3'b000	RW		**dly_d04_ctrl** D4 timing delay delay = d04_ctrl*0.8 ns
pad_control11	A	69	[6:4]	3'b000	RW		**dly_d03_ctrl** D3 timing delay delay = d03_ctrl*0.8 ns
	A	69	[2:0]	3'b000	RW		**dly_d02_ctrl** D2 timing delay delay = d02_ctrl*0.8 ns
pad_control12	A	6A	[6:4]	3'b000	RW		**dly_d01_ctrl** D1 timing delay delay = d01_ctrl*0.8 ns
	A	6A	[2:0]	3'b000	RW		**dly_d00_ctrl** D0 timing delay delay = d00_ctrl*0.8 ns
i2c_control_1	A	35	[7:4]	4'b0101	RW		**updatecontrol** [7:6] : Control I2C Register Update by auto_vsync update_autov <= reg_updatecontrol[3] or (autov_update and reg_updatecontrol[2]) [5:4] : Control I2C Register Update by ae_vsync update_aev <= reg_updatecontrol[1] or (aev_update and reg_updatecontrol[0])
clkdiv1	A	5B	[7:6]	2'b00	RW		**cntr_clk_div** counter clk divider 2'b00 : 1/1 2'b01 : 1/2 2'b10 : 1/4 2'b11 : 1/8
	A	5B	[5:4]	2'b10	RW		**ispclk_div** isp clk divider 2'b00 : 1/1 2'b01 : 1/2 2'b10 : 1/4 2'b11 : 1/8
clkdiv2	A	5C	[7:6]	2'b00	RW		**mipiclk_div** mipi clk divider 2'b00 : 1/1 2'b01 : 1/2 2'b10 : 1/4 2'b11 : 1/8
	A	5C	[5:3]	3'b010	RW		**ddclk_div** data clk divider 3'b000 : 1/1 3'b001 : 1/2 3'b010 : 1/4 3'b011 : 1/8 3'b100 : 1/16

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							3'b101 : 1/32 3'b110 : 1/64 + 3'b111 : 1/128
pll_control2	A	55	[5]	1'b1	RW		**plltg_pd** TG PLL power down mode 1'b0 : pll power on 1'b1 : pll power down
	A	55	[4]	1'b1	RW		**pll_bypass** PLL bypass 1'b0 : use pll mode 1'b1 : pll bypass mode
	A	55	[3]	1'b1	RW		**pllmp_pd** MIPI PLL power down mode 1'b0 : pll power on 1'b1 : pll power down
bayer_control_01	B	04	[7]	1'b0	RW	aev	**frmvar_en** Variable frame enable 1'b0 : disable 1'b1 : enable
bayer_control_06	B	09	[1]	1'b0	RW		**genlock_en** GENLOCK enable 1'b0 : disable 1'b1 : enable
	B	09	[0]	1'b0	RW		**genlock_master** GENLOCK master 1'b0 : slave 1'b1 : master
sync_control_0	A	39	[6:5]	2'b00	RW		**sync_drop** Vsync, hsync drop control 2'b00 : No drop 2'b01 : vsync drop 2'b10 : hsync drop 2'b11 : hsync and vsync drop
sync_control_1	A	3A	[6]	1'b0	RW		**sync_vsyncPolarity** Vsync polarity change 1'b0 : disable 1'b1 : enable
	A	3A	[5]	1'b0	RW		**sync_hsyncAllLines** Hsync output all lines enable(black and active) 1'b0 : No hsync during vertical blank 1'b1 : hsync during vertical blank
	A	3A	[4]	1'b0	RW		**sync_hsyncPolarity** Hsync polarity change 1'b0 : disable 1'b1 : enable
	A	3A	[1]	1'b1	RW		**data_clamp** Effective data clamping enable 1'b0 : disable 1'b1 : enable
mipi_control_0	F	04	[6]	1'b0	RW	aev	**mipi_en** MIPI enable

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							1'b0 : disable 1'b1 : enable
	F	04	[4]	1'b1	RW	aev	**clk_hs_mode** MIPI clock lane hs mode 1'b0 : LP & HS mode 1b'1 : only HS mode
mipi_control_1	F	05	[7:4]	4'b1010	RW		**mipi_ck_control** MIPI CKP/CKN pad state control 4'b0000 : Normal operation mode 4'b0001 : CKP/CKN = LP-00 state 4'b0010 : CKP/CKN = LP-01 state 4'b0011 : CKP/CKN = LP-10 state 4'b0100 : CKP/CKN = LP-11 state 4'b0101 : CKP/CKN = HS-0 state 4'b0110 : CKP/CKN = HS-1 state 4'b0111 : CKP/CKN = Hi-z state 4'b1000 : CKP/CKN = ULP state 4'b1010 : CKP/CKN = power down
mipi_control_2	F	06	[7:4]	4'b1010	RW		**mipi_d0_control** MIPI DP0/DN0 pad state control 4'b0000 : Normal operation mode 4'b0001 : DP0/DN0 = LP-00 state 4'b0010 : DP0/DN0 = LP-01 state 4'b0011 : DP0/DN0 = LP-10 state 4'b0100 : DP0/DN0 = LP-11 state 4'b0101 : DP0/DN0 = HS-0 state 4'b0110 : DP0/DN0 = HS-1 state 4'b0111 : DP0/DN0 = Hi-z state 4'b1000 : DP0/DN0 = ULP state 4'b1001 : DP0/DN0 = Serializer Test mode 4'b1010 : DP0/DN0 = power down
	F	06	[3:0]	4'b1010	RW		**mipi_d1_control** MIPI DP1/DN1 pad state control 4'b0000 : Normal operation mode 4'b0001 : DP1/DN1 = LP-00 state 4'b0010 : DP1/DN1 = LP-01 state 4'b0011 : DP1/DN1 = LP-10 state 4'b0100 : DP1/DN1 = LP-11 state 4'b0101 : DP1/DN1 = HS-0 state 4'b0110 : DP1/DN1 = HS-1 state 4'b0111 : DP1/DN1 = Hi-z state 4'b1000 : DP1/DN1 = ULP state 4'b1001 : DP1/DN1 = Serializer Test mode 4'b1010 : DP1/DN1 = power down
mipi_control_4	F	08	[3:2]	2'b00	RW		**mipi_lane** MIPI lane selector 2'b00 : 1 lane mode 2'b01 : 2 lane mode
mipi_control_5	F	09	[7:6]	2'b00	RW		**d0_lane_swap** Data0 lane data swap

Register name	Address		Bits	Init. Val.	Type	Up date	Description
	Bank	Hex					
							2'b00 : d0 lane data 2'b01 : d1 lane data 2'b1x : prohibit
	F	09	[5:4]	2'b01	RW		**d1_lane_swap** Data1 lane data swap 2'b00 : d0 lane data 2'b01 : d1 lane data 2'b1x : prohibit
mipi_control_7	F	0B	[7]	1'b0	RW		**d0_NP_swap** Data0 N/P swap
	F	0B	[6]	1'b0	RW		**d1_NP_swap** Data1 N/P swap
	F	0B	[3]	1'b0	RW		**mipi_ck_NP_swap** Mipi clock N/P swap

Revision History

Version	Date [D/M/Y]	Notes	Writer
0.0	13/04/2020	(Preliminary)	Jaedong Park