### **PS9818**

### 8Ch, 24bit, 192kHz Digital Audio Processor for Full Digital Amplifier

#### Introduction

**Application** 

HDTV sets

Settop Box

HiFi A/V Receiver

Car A/V Systems

Digital Audio Workstations

The PS9818 is a highly integrated system-on-chip solution for multi-channel AV systems such as 5.1 channel, 6.1 channel or 7.1 channel. The PS9818 is 8 channel and 3 additional channel PCM to PWM modulator with full 8 channel sample rate converter and pre-amplifier functions. It features 24-bit audio digital-to-digital converters and over-sampling digital filters, a sample rate converter, an audio DSP that functions as an on-chip pre-amplifier with, equalizer, volume control, bass management, and automatic gain limiting functions.

The sample rate converter is allowing for input of upto 96kHz, 8 channel and 192kHz, 2 channel. It automatically detects the sampling frequency and converts input sample rate to internal 192kHz sample rate. It makes easy for user to handle this chip.

The PS9818 accepts industry-standard audio data formats with 16- to 24-bit audio data. Sampling rates of up to 192 kHz are supported.

DVD Receiver (DVD player plus 7.1ch Receiver)

DVD Add-On Cards for High-End PCs

• Other Multi-Channel Digital Audio Systems

#### Features

#### General

- 2 serial input ports for 8 Channel
- User can select the master/slave mode of input port
- Sub input port can be changed to serial output port
- Supports 16/18/20/24 bit Input
- Supports 32kHz~192kHz Input Sample Rate
- I<sup>2</sup>C or SPI control bus
- Internal PLL (low jitter)
- 100 pin QFP Package
- 2.5V core, 3.3V I/O Power Supply
- 5V tolerant Inputs

#### Sample-rate-converter Section

- On chip Sample rate converter
- Supports upto 96kHz sample rate for 8 channel input
- Supports upto 192kHz sample rate for 2 channel input
- Automatic sample rate detection

#### Preamplifier Section

- Input and Output mapping function
- DataSheet4U.c.n chip Digital De-emphasis filter
  - Input mixing function
  - Microphone mixing function
  - Stereo Downmixing function and output

  - Bass management function
  - Four Bi-guad filter for subwoofer channel
  - Main Volume control (+18 to -70, 0.5dB/step)
  - Additional Trim control (+12 to -12, 0.5dB/step) per channel
  - Soft Volume and Soft Volume Update
  - Two independent Automatic Gain Limiter Group (peak detection)
  - Soft Mute per channel
  - DC input detect Auto-Mute (include Zero input)
  - Clipping-free processing (30-bit data processing)

#### PCM-to-PWM modulator section

- 8 channel PWM Amplification output
- Selectable PWM line output on channel 7 and 8
- 2 channel PWM Headphone output
- 1 channel PWM Subwoofer line output
- PWM On/Off control per channel
- 102 dB Dynamic Range
- 105 dB SNR

1

- Fully Programmable 4 band EQ per channel (1dB/step)

#### Adjustable EQ processing position

Two EQ coefficients sets

2003 REV1.5

PS9818

### Functional Block Diagram



et4U.com

PS9818

### **Specifications**

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Min	Max	Units
Power Supply Voltage (IO_VDD)	- 0.5	4.0	V
Power Supply Voltage (DVDD, PLL_AVDD, PLL_DVDD)	- 0.5	3.3	V
Output Current (/Pin)	-	±30	mA
Input Voltage	$V_{SS} - 0.5$	5.5	V
Storage Temperature	-65	+150	°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Min	Тур	Max	Units
Power Supply Voltage (IO_VDD)	3.0	3.3	3.6	V
Supply Current (IO_VDD = 3.3V)	-	2.5	-	mA
Power Supply Voltage (DVDD)	2.25	2.5	2.75	V
Supply Current (DVDD = 2.5V)	-	210	-	mA
Power Supply Voltage (PLL_AVDD, PLL_DVDD)	2.35	2.5	2.75	V
Supply Current (PLL_AVDD, PLL_DVDD = 2.5V)	-	2.9	-	mA
Input Voltage	- 0.5	-	5.5	V
Ambient Operating Temperature Data	Sheet420.com	-	+75	°C

et4U.com

#### **ELECTRICAL CHARACTERISTICS**

Parameter	Min	Тур	Max	Units
Input Leakage Current (except Pull-up, Pull-down Input)	-	-	30	μA
High-Level Input Voltage (except Schmitt Input)	2.0	-	-	V
Low-Level Input Voltage (except Schmitt Input)	-	-	0.8	V
High-Level Input Voltage (Schmitt Input)	1.39	-	2.06	V
Low-Level Input Voltage (Schmitt Input)	0.9	-	1.46	V
High-Level Output Voltage ( $I_0 = 2mA$ )	$V_{DD} - 0.4$	-	-	V
Low-Level Output Voltage ( $I_0 = 2mA$ )	-	-	0.4	V
Pull-up Resistance	20	50	100	kΩ
Pull-down Resistance	20	50	100	kΩ
Input Capacitance (f = 1MHz, $V_{DD} = 0V$ )	-	-	10	pF
Output Capacitance (f = 1MHz, $V_{DD} = 0V$ )	-	-	10	pF

#### Pin Assignment



PS9818 (100pin Plastic QFP, Top View)

4

et4U.com

### Pin Descriptions

Name	Pin NO.	Туре	Description				
	Power and Ground						
PLL_AVDD	6	Analog Power	PLL analog power supply. 2.5V supply voltage.				
PLL_AVSS	8	Analog Ground	PLL analog ground.				
PLL_DVDD	3	PLL Power	PLL peripheral digital power supply. 2.5V supply voltage.				
PLL_DVSS	2	PLL Ground	PLL digital ground.				
DVDD	13, 34, 42, 66, 80, 91	Power	2.5V Digital power supply. Core power supply.				
DVSS	14, 35, 43, 63, 81, 92	Ground	Core digital ground.				
IO_VDD	10, 22, 29, 39, 47, 56, 65, 72, 87, 94	Power	3.3V Digital power supply. I/O power supply.				
IO_VSS	1, 9, 21, 28, 38, 44, 50, 53, 57, 60, 64, 69, 73, 85, 95	Ground	I/O digital ground.				
	System Services						
/RESET	96	,	H/W reset signal Active Low Schmitt-Trigger input				
		Data	The Schmitt-Trigger input allows a slowly rising input to reset the chip reliably. The RESET signal must be asserted 'Low' during power up. De-assert 'High' for normal operation.				
CLK_IN	86	I	External clock input. 12.288MHz is recommended. When the PLL_BYPASS is "LOW", the external clock input from CLK_IN is used as PLL reference clock source. The external oscillator generates 12.288MHz clock and the internal PLL generates 196.608MHz (12.288MHz x 16) system clock.				
PLL_XPD	4	I	Internal PLL Power Down. Active Low. Don't pull down "PLL_XPD" pin when PWM output is activated. Internal pull-up resistor.				
PLL_CPC	5	I	Internal PLL Charge Pump Current Selection input. 'LOW' for 50uA, 'HIGH" for 100uA. Internal pull-down resistor.				
PLL_EXT_LPF	7	Analog	External PLL low pass filter pin.				
		PCM Audio	o Input/Output Interface				
MBCK	11	I/O	PCM bit clock input/output of main 8-channel audio. User can select the master/slave mode of this signal. Schmitt-Trigger input.				
MLRCK	12	I/O	PCM Word clock (left-right clock) input/output of main 8-channel audio. User can select the master/slave mode of this signal. Schmitt-Trigger input.				
MSDIN[3:0]	18, 17, 16, 15	Ι	PCM serial data input of main 8-channel audio. Schmitt-Trigger input.				
SBCK	19	I/O	PCM bit clock input/output of 8-channel audio. User can select the master/slave mode of this signal. Schmitt-Trigger input.				

5

et4U.com

2003 REV1.5

DataSheet4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

### PS9818

Name	Pin NO.	Туре	Description
SLRCK	20	I/O	PCM Word clock (left-right clock) input/output of sub 8-channel audio. User can select the master/slave mode of this signal. Schmitt-Trigger input.
SSDIN[3:0]	26, 25, 24, 23	I/O	PCM serial data input of sub-channel audio. User can set this sub-channel data input pins to PCM serial data output pins. See the <i>Control Register Description</i> part.
MIC_MCLK	30	0	Main clock for external microphone input A/DC. Clock frequency can be selected between 6.144MHz, 12.288MHz, 24.576MHz.
MIC_BCK	31	0	PCM bit clock output of external microphone. Bit clock frequency is 3.072MHz (48kHz x 64, fixed)
MIC_LRCK	32	0	PCM Word clock (left-right clock) output of external microphone. Word clock rate is 48kHz (fixed).
MIC_SDIN	33	I	PCM serial data input of external microphone. Schmitt-Trigger input.
DMIX_MCLK	93	0	Main clock for external downmix line output D/AC.
DMIX_BCK	89	0	PCM bit clock output of downmix signal. Bit clock frequency is 6.144MHz (96kHz x 64, fixed)
DMIX_LRCK	88	0	PCM Word clock (left-right clock) output of downmix signal. Word clock rate is 96kHz (fixed).
DMIX_SDOUT	90	0	PCM serial data output of downmix signal. Schmitt-Trigger input.
	•	PW	M Audio Output
PWM1_P	49	o	Positive PWM output of channel 1.
PWM1_M	48	0	Negative PWM output of channel 1.
PWM2_P	52	0	Positive PWM output of channel 2.
PWM2_M	51	0	Negative PWM output of channel 2.
PWM3_P	55	0	Positive PWM output of channel 3.
PWM3_M	54	0	Negative PWM output of channel 3.
PWM4_P	59	0	Positive PWM output of channel 4.
PWM4_M	58	0	Negative PWM output of channel 4.
PWM5_P	62	0	Positive PWM output of channel 5.
PWM5_M	61	0	Negative PWM output of channel 5.
PWM6_P	68	0	Positive PWM output of channel 6.
PWM6_M	67	0	Negative PWM output of channel 6.
PWM7_P	71	0	Positive PWM output of channel 7.
PWM7_M	70	0	Negative PWM output of channel 7.
PWM8_P	75	0	Positive PWM output of channel 8.
PWM8_M	74	0	Negative PWM output of channel 8.
PWM_HP_L_P	46	0	Positive PWM output of headphone left channel.
PWM_HP_L_M	45	0	Negative PWM output of headphone left channel.
PWM_HP_R_P	41	0	Positive PWM output of headphone right channel.
PWM_HP_R_M	40	0	Negative PWM output of headphone right channel.
PWM_SWL_P	37	0	Positive PWM output of subwoofer line output.
PWM_SWL_M	36	0	Negative PWM output of subwoofer line output.

et4U.com

DataShe

Copyright © 2000-2003, Pulsus Technologies Inc.

### PS9818

Name	Pin NO.	Туре	Description				
	System Control Interface						
SPI/I2C	84	1	Host interface mode (SPI or I2C) selector. Assert 'HIGH' for SPI mode. De-assert 'LOW' for I2C mode. Internal pull-down resistor.				
SO/SDA	78	I/O	SO for SPI mode or SDA for I2C mode.				
SCK/SCL	79	I	SCK for SPI mode or SCL for I2C mode. Schmitt-Trigger input.				
SI/I2C_AD0	82	I	SI for SPI mode or Slave Address 0 for I2C mode. Schmitt-Trigger input. Internal pull-down resistor.				
/CS/I2C_AD2	83	I	Chip selector (CS) for SPI mode or Slave Address 2 for I2C mode. Schmitt-Trigger input. Internal pull-down resistor.				
		Specia	al Control Interface				
EXT_MUTE	27	I	External mute control input. Active High. Assert 'HIGH' to mute audio output. Internal pull-down resistor.				
OVERLOAD	76	1	Power stage overload indication input. Polarity is programmable. Schmitt-Trigger input. When OVERLOAD is asserted, all PWM audio outputs go to "LOW". That shutdown process is programmable. Internal pull-down resistor.				
EPD_ENA	77	Pata	External amplifier power device enable output. Active High.				
			Test Mode				
TEST_MODE1	97		Test mode selection pin 1. In normal operation, it should be "LOW" or not connected. Internal pull-down resistor.				
TEST_MODE2	98	I	Test mode selection pin 2. In normal operation, it should be "LOW" or not connected. Internal pull-down resistor.				
SCAN_ENA	99	I	Scan enable. Active High. In normal operation, it should be "LOW" or not connected. Internal pull-down resistor.				
TEST_MODE3	100	I	Test mode selection pin 3. In normal operation, it should be "LOW" or not connected. Internal pull-down resistor.				

\* All inputs and bi-directional inputs are 5 Volt tolerant. The corresponding pins can be connected to the buses that can swing between 0V and 5V. The output-only pins are not 5V tolerant and the buses they are connected to can swing only between 0V and 3.3V.

et4U.com

#### Signal Interface Diagram



#### Signal Descriptions

#### 1. Clock and Reset

The PS9818 uses 196.608MHz (48KHz x 4096) system clock internally. The PS9818 uses external 12.288MHz clock source and has x16 PLL (Phase Locked Loop) for internal system clock generation. Main processing clock of the PS9818 is 98.304MHz that is PLL output divided by 2.

#### 2. PCM Audio Input Signals

PS9818 uses serial interface for PCM audio data input using **BCK**, **LRCK**, and **DIN** pins. It has two input ports for eight channel audio data (main and sub). But the sub-input ports can be used as one eight-channel audio output port.

#### 3. PWM Audio Output Signals

The PS9818 converts PCM audio data to PWM audio signal. It outputs one eight-channel PWM signal for main audio, one two-channel PWM signal for headphone and one additional one-channel PWM signal for subwoofer line output. All PWM signal consist of the both positive and negative PWM signals.

#### 4. Control Interface Signals

The PS9818 supports internal control register I/O using both SPI and I<sup>2</sup>C. The pin *SPI/I2C* selects the control interface method. The control registers has 8-bit address space and 16-bit or 24-bit data length. All internal control registers are both readable and writable.

#### 5. Special Control Signals

The PS9818 can generate only AD mode PWM signal. For more information about the Power stage driving method and AD/BD mode of PWM amplifier, refer the "PULSUS PWM Amplification application notes".

The PS9818 has Overload protection logic. When the pin **OVERLOAD** is "HIGH" (default setting, the polarity is programmable), the PS9818 goes to protection mode and all PWM outputs go to "LOW".

Also, the PS9818 has external power device control logic. Pin *EPD\_ENA* (External Power Device Enable) output timing is programmable by control register. The PS9818 can handle various power devices with this *EPD\_ENA* pin configuration function and miscellaneous PWM configuration functions.

#### **Control Interface Protocol**

#### 1. I<sup>2</sup>C Control Interface

The pin **SPI/I2C** selects the control interface method. When the pin **SPI/I2C** is grounded, the control interface method is  $I^2C$  interface.

The I<sup>2</sup>C slave address can be varied using two I<sup>2</sup>C slave address setting pin, *I2C\_AD0* and *I2C\_AD2*. The base slave address is 0x38 with *I2C\_AD0* and *I2C\_AD2* pin grounded. Figure below shows you the configuration of slave address.



 I2C\_AD2
 I2C\_AD0
 PS9818 Slave Address

 0
 0
 0x38 (0b0111000)

 0
 1
 0x39 (0b0111001)

 1
 0
 0x3C (0b0111100)

 1
 1
 0x3D (0b0111101)

The control registers has 8-bit address space and 16-bit or 24-bit data length. If the upper two bits of register address are all HIGH, 11xx xxxx, then the data length will be three bytes (24 bits). The other case, the data length will be two bytes (16 bits).

The I<sup>2</sup>C control protocol diagram is in the next page.

et4U.com

#### 2Bytes Write Operation (I<sup>2</sup>C interface)



3Bytes Write Operation (I<sup>2</sup>C interface)



et4U.com

#### 2Bytes Read Operation (I<sup>2</sup>C interface)

DataShee



#### 3Bytes Read Operation (I<sup>2</sup>C interface)



11

Copyright © 2000-2003, Pulsus Technologies Inc.

2003 REV1.5

www.DataSheet4U.com

DataSheet4U.com

#### www.DataSheet4U.com

### PULSUS

#### 2. SPI Control Interface

The pin **SPI/I2C** selects the control interface method. When the pin **SPI/I2C** is connected to VCC, the control interface method is SPI interface.

SPI control protocol diagram is below.



et4U.com

DataSheet4U.com

#### Read Operation (SPI interface)



### **Control Register Descriptions**

PWM_ON_OFF 0x00 2
PWM_ON_OFF 0x00 2

Register Name	Address	Word Length	Description	
Input Interface Unit Configuration Registers				
SRC_STATUS	0x01	2 Bytes	SRC (Sample Rate Converter) Status Indication register. Read only register.	
			[0]: SRC (Sample Rate Converter) Lock indication. Active High. Read only.	
			"0" = Unlock (or No signal)	
			"1" = Lock	
			[4:1]: Input sample rate indication. Read only.	
			"0001" = 32KHz	
			"0010" = 44.1KHz	
			"0011" = 48KHz	
			"0110" = 88.2KHz	
			"0111" = 96KHz	
			"1010" = 176 4KHz	
			"1011" = 192KHz	
			[5]: Out of Locking Range indication, Read only	
			(0) = in locking range	
			(1) = out of locking range	
			[13.0]. Not Osea.	
IN_CONTROL	0x02	2 Bytes	Serial audio data input interface control register.	
			[1:0]: BCK count. <i>Default</i> = "10".	
			"00" = 16bit, "01" = 24bit, "10" = 32bit.	
			[2]: BCK polarity. Default = "1".	
		Data "0" = Valid data at Negative edge		
			"1" = Valid data at Positive edge	
			[3]: Data align "0" = Right aligned "1" = Left aligned $Default = "1"$	
			[4]: First channel data along I RCK polarity. $Default = "0"$	
			" <sup>(1)</sup> - First channel data when LRCK is low	
			"1" = First channel data when LRCK is high	
			[5]: Data MSB first " $0$ " – LSB first "1" – MSB first Default – "1"	
			[0]. Data word length $Default = "11"$	
			$(0.0)^{\circ} - 16bit + (0.1)^{\circ} - 18bit + (1.0)^{\circ} - 20bit + (1.1)^{\circ} - 24bit$	
			$10^{-1}$ 128 compatible "1" - Compatible Default - "1"	
			[15:0]: Not Llood	
			[15.3]. Not Osed.	
			Default = 0x01EE	
IN_CONFIGURE	0x03	2 Bytes	Input port configuration register.	
			[0]: Input port selector. $Default = "1"$	
			"0" - SUB & channel input nort (SSDIN[2:0])	
			"1" - MAIN & channel input port (MSDINI2:01)	
			[1]: Maetar/clave mode coloctor for MBCK and MLPCK. Default – "0"	
			[1]. Waster/stave mode selector for Machine KGK. Default = 0.	
			U = Slave mode, I = Master mode.	
			[2]. Iviastel/stave mode selector for SBUK and SLKUK. Default = "0".	
			U = Slave mode,  T = Master mode.	
			[3]: Input/output selector for SUB serial audio interface port. <i>Default</i> = "0".	
			"0" = Serial audio data input, "1" = Serial audio data output.	
			[15:4]: Not Used.	
			Default = 0x0001	

Copyright © 2000-2003, Pulsus Technologies Inc. 14

et4U.com

Length	
MIC_CONTROL 0x04 2 Bytes MIC data input interface control register.	
[0]: BCK polarity. <i>Default</i> = "1".	
"0" = Valid data at Negative edge.	
"1" = Valid data at Positive edge.	
[1]: Data align. "0" = Right aligned. "1" = Left aligned. <i>Default</i> = "1".	
[2]: First channel data along LRCK polarity. <i>Default</i> = "0".	
"0" = First channel data when LRCK is low.	
"1" = First channel data when LRCK is high.	
[3]: Data MSB first. "U" = LSB first, "1" = MSB first. Default = "1".	
[5:4]: Data word length. <i>Default</i> = "77".	
100 = 160 kt, $101 = 180$ kt, $101 = 200$ kt, $111 = 240$ kt.	
[6]: IZS compatible. $T = \text{Compatible}$ . $Default = T$ .	
$[0.7]$ . MIC_MICLE Hequency Selection. Default = 07.	
00 = 0.1444012, 01 = 12.200012, 10 = 24.3700012.	
[13.3]. Not Osea.	
Default = 0x00FB	
AL_OUT_CONTROL 0x05 2 Bytes Serial audio data output interface control register.	
[0]: BCK polarity. <i>Default</i> = "1".	
"0" = Valid data at Negative edge, "1" = Valid data at Positive	edge.
[1]: Data align. "0" = Right aligned. "1" = Left aligned. <i>Default</i> = "1".	
[2]: First channel data along LRCK polarity. Default = "0".	
"0" = First channel data when LRCK is low.	
"1" = First channel data when LRCK is high.	
[3]: Data MSB first. "0" = LSB first, "1" = MSB first. <i>Default</i> = "1".	
[5:4]: Data word length. <i>Default</i> = "11".	
"00" = 16bit, "01" = 18bit, "10" = 20bit, "11" = 24bit.	
[6]: I2S compatible. "1" = Compatible. Default = "1".	
[8:7]: DMIX_MCLK frequency selection. <i>Default</i> = "01".	
"00" = 6.144MHz, $"01" = 12.288$ MHz, $"10" = 24.576$ MHz.	
[9]: Data rate selection. <i>Default</i> = "1".	
0 = 192 Km2, $1 = 90 Km2$ .	
[15.10]. Not Used.	
Default = 0x02FB	

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

### PS9818

Register Name	Address	Word Length	Description			
Volume Configuration Registers						
MASTER_VOL_CONTROL	0x10	2 Bytes	Master Volume Control register.			
			The PS9818 have one master volume and individual trim volume per each channel. The master volume is adjustable in the resolution of 0.5dB/step. The maximum volume gain is +18dB and the minimum volume gain is -70dB. The volume control register has 8-bit resolution. The register value 0x0C (or less) means +18dB, and the value 0xBC means -70dB. And the register value larger than 0xBC means same attenuation level -70dB. Table A-1 shows the relations between the register value and volume gain. [7:0]: Master volume. [15:8]: <i>Not Used.</i> <i>Default = 0x00BC (-70dB)</i>			
TRIM_FL_FR	0x11	2 Bytes	Trim control register of Front Left and Front Right channel.			
			The PS9818 has individual trim volume per each channel. The individual trim volume is adjustable in the resolution of 0.5dB/step from -12dB to +12dB. Table A-2 shows the relations between the register value and trim gain. [5:0]: Front Left channel Trim volume. [7:6]: <i>Reserved.</i> [13:8]: Front Right channel Trim volume.			
			[15:14]: Reserved.			
			Default = 0x0000 (0dB, 0dB)			
TRIM_SL_SR	0x12	2 Bytes	Trim control register of Surround Left and Surround Right channel. Table A-2 shows the relations between the register value and trim gain. [5:0]: Surround Left channel Trim volume. [7:6]: <i>Reserved.</i> [13:8]: Surround Right channel Trim volume. [15:14]: <i>Reserved.</i> <i>Default = 0x0000 (0dB, 0dB)</i>			
TRIM C SW	0x013	2 Bytes	Trim control register of Center and Subwoofer channel.			
_			Table A-2 shows the relations between the register value and trim gain.         [5:0]: Center channel Trim volume.         [7:6]: Reserved.         [13:8]: Subwoofer channel Trim volume.         [15:14]: Reserved.         Default = 0x0000 (0dB, 0dB)			
TRIM_SBL_SBR	0x014	2 Bytes	Trim control register of Surround Back Left and Surround Back Right channel.			
			<ul> <li>Table A-2 shows the relations between the register value and trim gain.</li> <li>[5:0]: Surround Back Left channel Trim volume.</li> <li>[7:6]: <i>Reserved</i>.</li> <li>[13:8]: Surround Back Right channel Trim volume.</li> <li>[15:14]: <i>Reserved</i>.</li> <li><i>Default = 0x0000 (0dB, 0dB)</i></li> </ul>			

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

Register Name	Address	Word Length	Description		
Automatic Gain Limiter Threshold Registers					
AGL_THR_FL_FR	0x15	2 Bytes	Automatic gain limiter (AGL) threshold levels of Front Left and Front Right channel.		
			The AGL threshold level is controlled in dB magnitude and it is adjustable in the resolution of 0.5dB/step. This register has 8-bit resolution. The maximum threshold level is +18dB and the minimum threshold level is limited to -20dB. Table A-1 shows the relations between the register value and threshold level.		
			[15:8]: AGL threshold of Front Right channel.		
			Default = 0x2C2C (+2dB, +2dB)		
AGL_THR_SL_SR	0x16	2 Bytes	AGL threshold levels of Surround Left and Surround Right channel.		
			Table A-1 shows the relations between the register value and threshold level. But the minimum threshold level is limited to -20dB.		
			[7:0]: AGL threshold of Surround Left channel.		
			[15:8]: AGL threshold of Surround Right channel.		
			Default = 0x2C2C (+2dB, +2dB)		
AGL_THR_C_SW	0x017	2 Bytes	AGL threshold levels of Center and Subwoofer channel.		
			Table A-1 shows the relations between the register value and threshold level.		
			[/:0]: AGL threshold of Center channel.		
			Default = 0x2C2C (+2dB, +2dB)		
AGL_THR_SBL_SBR	0x018	2 Bytes	AGL threshold levels of Surround Back Left and Surround Back Right channel.		
			Table A-1 shows the relations between the register value and threshold level.		
			But the minimum threshold level is limited to -20dB.		
			[7:0]: AGL threshold of Surround Back Left channel.		
			Default = 0x2C2C (+20B, +20B)		

Copyright © 2000-2003, Pulsus Technologies Inc. 17

et4U.com

### PS9818

Register Name	Address	Word Length	Description
			Mute Control Registers
GLOBAL_MUTE	0x019	2 Bytes	Global Mute control register.
			The PS9818 have global mute control to affect all the channels and individual mute control per each channel. All the mute functions are soft mute. There are two methods to make the PS9818 go to the global mute status. When the external mute pin "EXT_MUTE" is asserted high, the PS9818 goes to the global mute status. And alternative way is setting this global mute control register bit. "0" = Mute Off "1" = Mute On [0]: Global Mute. Active High. [15:1]: <i>Not Used</i> .
			Default = 0x0001 (Mute)
CH_MUTE_CONTROL	0x01A	2 Bytes	Channel Mute control register. "0" = Mute Off "1" = Mute On [0]: Front Left channel Mute control. [1]: Front Right channel Mute control. [2]: Surround Left channel Mute control. [3]: Surround Right channel Mute control. [4]: Center channel Mute control. [5]: Subwoofer channel Mute control. [5]: Subwoofer channel Mute control. [6]: Surround Back Left channel Mute control. [7]: Surround Back Right channel Mute control. [8]: Headphone Left channel Mute control. [9]: Headphone Right channel Mute control. [10]: Lineout Subwoofer channel Mute control. [15:11]: Not Used. Default = 0x0000 (Mute Off)
CH_MUTE_STATUS	0x01B	2 Bytes	Channel Mute status monitoring register. Read Only register. "0" = Mute Off "1" = Mute On [0]: Front Left channel Mute status. Read Only. [1]: Front Right channel Mute status. Read Only. [2]: Surround Left channel Mute status. Read Only. [3]: Surround Right channel Mute status. Read Only. [4]: Center channel Mute status. Read Only. [5]: Subwoofer channel Mute status. Read Only. [6]: Surround Back Left channel Mute status. Read Only. [7]: Surround Back Right channel Mute status. Read Only. [8]: Headphone Left channel Mute status. Read Only. [9]: Headphone Right channel Mute status. Read Only. [10]: Lineout Subwoofer channel Mute status. Read Only. [15:11]: <i>Not Used</i> .

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc. 18

### PS9818

Register Name	Address	Word Length	Description
		Automati	c Gain Limiter Configuration Registers
AGL_GROUP_SEL	0x1C	2 Bytes	AGL Group selection register.
			The PS9818 has two Automatic Gain Limiter (AGL) Group. Each group operates independently. Each channel can be mapped to either group or not mapped. Gain of the non-mapped channel is not limited by any AGL group. "00" = no group (AGL Off) "04" = Croup A
			"10" = Group B
			<ul> <li>[1:0]: Front Left channel AGL Group selection. <i>Default</i> = "01" (<i>Group A</i>).</li> <li>[3:2]: Front Right channel AGL Group selection. <i>Default</i> = "01" (<i>Group A</i>).</li> <li>[5:4]: Surround Left channel AGL Group selection. <i>Default</i> = "01" (<i>Group A</i>).</li> <li>[7:6]: Surround Right channel AGL Group selection. <i>Default</i> = "01" (<i>Group A</i>).</li> <li>[9:8]: Center channel AGL Group selection. <i>Default</i> = "01" (<i>Group A</i>).</li> <li>[11:10]: Subwoofer channel AGI Group selection. <i>Default</i> = "10" (<i>Group B</i>).</li> </ul>
			<ul> <li>[13:12]: Surround Back Left channel AGL Group selection. Default = "01" (Group A).</li> <li>[15:14]: Surround Back Right channel AGL Group selection. Default = "01" (Group A).</li> </ul>
			Default = 0x5955 (Subwoofer: Group B, others: Group A)
AGL_A_ATTACK	0x1D	2 Bytes	AGL Group A attack rate.
			- resolution : 20.83us / 0.25dB. - range : 20.83us ~ 1.33ms / 0.25dB. - attack rate : 20.83us * (user setting value + 1) / 0.25dB
			[5:0]: AGL Group A attack rate. [15:6]: Not Used.
			Default = 0x0004 (104.15us / 0.25dB)
AGL_A_RELEASE	0x1E	2 Bytes	AGL Group A release rate.
			- range : 83.33us ~ 85.33ms / 0.25dB. - release rate : 83.33us * (user setting value + 1) / 0.25dB.
			[9:0]: AGL Group A release rate. [15:10]: <i>Not Used.</i>
			Default = 0x00CC (17.08ms / 0.25dB)
AGL_B_ATTACK	0x1F	2 Bytes	AGL Group B attack rate. [5:0]: AGL Group B attack rate.
			[15:6]: Not Used. Default = 0x0004 (104.15us / 0.25dB)
AGL_B_RELEASE	0x20	2 Bytes	AGL Group B release rate.
			[9:0]: AGL Group B release rate. [15:10]: <i>Not Used</i> .
			Default = 0x00CC (17.08ms / 0.25dB)

Copyright © 2000-2003, Pulsus Technologies Inc.

2003 REV1.5

DataSheet4U.com

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

### PS9818

Register Name	Address	Word Length	Description		
MIC Mixer Configuration Register					
MIC_MIX_LEVEL	0x30	2 Bytes	Mixing level of two microphone input.		
			The each mixing level value consists of mixing polarity (1-bit) and mixing level coefficient (7-bit). MSB is the mixing polarity ("0" : +, "1" : -) and LS 7-bit is the mixing level coefficient. Table A-3 shows the relations between the register value and mixing level. [70]: MIC0 input into Mic mixer output mixing level.		
			[158]: MIC1 input into Mic mixer output mixing level.		
			Default = 0x3030. (-6dB, -6dB)		
			De-Emphasis Control Register		
DE_EMPHASIS	0x31	2 Bytes	De-Emphasis control Register. [0]: De-Emphasis control of Front two channel. Active high. [15:1]: <i>Not Used</i> .		
			Default = 0x0000 (Off)		
		Input Cha	annel Mapping Configuration Registers		
INPUT_CH_MAPPING1	0x32	2 Bytes	Input channel Mapping Register1. "000" = Input Channel 0 (left channel data from SDIN0) "001" = Input Channel 1 (right channel data from SDIN0) Data "910" = Input Channel 2 (left channel data from SDIN1) "011" = Input Channel 3 (right channel data from SDIN1) "100" = Input Channel 4 (left channel data from SDIN2) "101" = Input Channel 5 (right channel data from SDIN2) "110" = Input Channel 6 (left channel data from SDIN3) "111" = Input Channel 7 (right channel data from SDIN3) [2:0]: Input Channel number that is linked to Front Left Channel. [3]: <i>Not Used</i> . [6:4]: Input Channel number that is linked to Surround Left Channel. [11]: <i>Not Used</i> . [11]: <i>Not Used</i> . [14:12]: Input Channel number that is linked to Surround Right Channel. [15]: <i>Not Used</i> .		
INPUT_CH_MAPPING2	0x33	2 Bytes	Input channel Mapping Register2. [2:0]: Input Channel number that is linked to Center Channel. [3]: <i>Not Used.</i> [6:4]: Input Channel number that is linked to LFE Channel. [7]: <i>Not Used.</i> [10:8]: Input Channel number that is linked to Surround Back Left Channel. [11]: <i>Not Used.</i> [14:12]: Input Channel number that is linked to Surround Back Right Channel. [15]: <i>Not Used.</i> [15]: <i>Not Used.</i>		

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

DataShe

Register Name	Address	Word Length	Description			
Input Mixer Configuration Registers						
FL_FR2FL_MIX_GAIN	0x34	2 Bytes	Front Left and Front Right into Front Left Mixing level register.			
			Each mixing level register consists of mixing polarity (1-bit) and mixing level coefficient (7-bit). MSB is the mixing polarity ("0" : +, "1" : -) and other 7-bit is the mixing level coefficient. Table A-3 shows the relations between the register value and mixing level.			
			<ul> <li>[158]: Front Right channel input into Front Left channel output mixing level.</li> <li>[25.8]: Default = 0xEE24 (Mute. (±)0dB)</li> </ul>			
	0.425	2 Dutes				
C_M2FL_MIX_GAIN	0x35	2 bytes	Table A 2 shows the relations between the register.			
			IZ 01: Conter channel input into Erent L off channel output mixing level.			
			[158]: MIC input into Front Left channel output mixing level.			
			Default = 0xFFFF (Mute, Mute)			
FR_FL2FR_MIX_GAIN	0x36	2 Bytes	Front Right and Front Left into Front Right Mixing level register.			
			Table A-3 shows the relations between the register value and mixing level.			
			[70]: Front Right channel input into Front Right channel output mixing level. [15.8] Front Left channel input into Front Right channel output mixing level.			
			Default = 0xFF24 (Mute, (+)0dB)			
C_M2FR_MIX_GAIN	0x37	2 Bytes	Center and MIC into Front Right Mixing level register.			
			Table A-3 shows the relations between the register value and mixing level.			
			[70]: Center channel input into Front Right channel output mixing level.			
			[158]: MIC input into Front Right channel output mixing level.			
			Default = 0xFFFF (Mute, Mute)			
SL_FL2SL_MIX_GAIN	0x38	2 Bytes	Surround Left and Front Left into Surround Left Mixing level register.			
			Table A-3 shows the relations between the register value and mixing level.			
			[70]: Surround Left channel input into Surround Left channel output mixing level. [158]: Front Left channel input into Surround Left channel output mixing level.			
			Default = 0xFF24 (Mute, (+)0dB)			
FR_M2SL_MIX_GAIN	0x39	2 Bytes	Front Right and MIC into Surround Left Mixing level register.			
			Table A-3 shows the relations between the register value and mixing level.			
			[70]: Front Right channel input into Surround Left channel output mixing level. [158]: MIC input into Surround Left channel output mixing level.			
			Default = 0xFFFF (Mute, Mute)			

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

### PS9818

Register Name	Address	Word Length	Description
SR_FL2SR_MIX_GAIN	0x3A	2 Bytes	Surround Right and Front Left into Surround Right Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Surround Right channel input into Surround Right channel output mixing level.
			[158]: Front Left channel input into Surround Right channel output mixing level.
			Default = 0xFF24 (Mute, (+)0dB)
FR_M2SR_MIX_GAIN	0x3B	2 Bytes	Front Right and MIC into Surround Right Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Front Right channel input into Surround Right channel output mixing level. [158]: MIC input into Surround Right channel output mixing level.
			Default = 0xFFFF (Mute, Mute)
C FL2C MIX GAIN	0x3C	2 Bytes	Center and Front Left into Center Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Center channel input into Center channel output mixing level.
			[158]: Front Left channel input into Center channel output mixing level.
			Default = 0xFF24 (Mute, (+)0dB)
FR_M2C_MIX_GAIN	0x3D	2 Bytes	Front Right and MIC into Center Mixing level register.
			DataSheet4U.com Table A-3 shows the relations between the register value and mixing level.
			[70]: Front Right channel input into Center channel output mixing level.
			[158]: MIC input into Center channel output mixing level.
			Default = 0xFFFF (Mute, Mute)
SBL_SL2SBL_MIX_GAIN	0x3E	2 Bytes	Surround Back Left and Surround Left into Surround Back Left Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Surround Back Left channel input into Surround Back Left channel output mixing level.
			[158]: Surround Left channel input into Surround Back Left channel output mixing level.
			Default = 0xFF24 (Mute, (+)0dB)
SR_SBR2SBL_MIX_GAIN	0x3F	2 Bytes	Surround Right and Surround Back Right into Surround Back Left Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Surround Right channel input into Surround Back Left channel output mixing
			[158]: Surround Back Right channel input into Surround Back Left channel output mixing level.
			Default = 0xFFFF (Mute, Mute)

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

Register Name	Address	Word Length	Description	
SBR_SL2SBR_MIX_GAIN	0x40	2 Bytes	Surround Back Right and Surround Left into Surround Back Right Mixing level register.	
			Table A-3 shows the relations between the register value and mixing level.	
			<ul> <li>[70]: Surround Back Right channel input into Surround Back Right channel output mixing level.</li> <li>[158]: Surround Left channel input into Surround Back Right channel output mixing level.</li> </ul>	
			Default = 0xFF24 (Mute. (+)0dB)	
SR_SBL2SBR_MIX_GAIN	0x41	2 Bytes	Surround Right and Surround Back Left into Surround Back Right Mixing level register.	
			Table A-3 shows the relations between the register value and mixing level.	
			[70]: Surround Right channel input into Surround Back Right channel output mixing	
			level. [158]: Surround Back Left channel input into Surround Back Right channel output mixing level.	
			Default = 0xFFFF (Mute, Mute)	
M2SBL SBR MIX GAIN	0x42	2 Bytes	MIC into Surround Back Left and Surround Back Right Mixing level register.	
			Table A-3 shows the relations between the register value and mixing level.	Data
			[70]: MIC input into Surround Back Left channel output mixing level. [158]: MIC input into Surround Back Right channel output mixing level.	Datas
			Default = 0xFFFF (Mute, Mute)	

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

Register Name	Address	Word Length	Description			
Down Mixer Configuration Registers						
FL_FR2LO_MIX_GAIN	0x43	2 Bytes	Front Left and Front Right into Downmix Left Mixing level register.			
			<ul> <li>Each mixing level register consists of mixing polarity (1-bit) and mixing level coefficient (7-bit). MSB is the mixing polarity ("0" : +, "1" : -) and other 7-bit is the mixing level coefficient.</li> <li>Table A-3 shows the relations between the register value and mixing level.</li> <li>[70]: Front Left channel input into Downmix Left channel output mixing level.</li> <li>[158]: Front Right channel input into Downmix Left channel output mixing level.</li> <li>Default = 0xFF40 (Mute, (+) -14dB)</li> </ul>			
SL_SR2LO_MIX_GAIN	0x44	2 Bytes	Surround Left and Surround Right into Downmix Left Mixing level register.			
			Table A-3 shows the relations between the register value and mixing level.			
			[70]: Surround Left channel input into Downmix Left channel output mixing level. [158]: Surround Right channel input into Downmix Left channel output mixing level			
			Default = 0xC6C6 ((-) -17dB, (-) -17dB)			
C_LFE2LO_MIX_GAIN	0x45	2 Bytes	Center and LFE into Downmix Left Mixing level register.			
			Table A-3 shows the relations between the register value and mixing level.			
			[70]: Center channel input into Downmix Left channel output mixing level. [158]: LFE channel input into Downmix Left channel output mixing level.			
			Default = 0x3546 ((+) -8.5dB, (+) -17dB)			
SBL_SBR2LO_MIX_GAIN	0x46	2 Bytes	Surround Back Left and Surround Back Right into Downmix Left Mixing leve register.			
			Table A-3 shows the relations between the register value and mixing level.			
			[70]: Surround Back Left channel input into Downmix Left channel output mixing			
			[158]: Surround Back Right channel input into Downmix Left channel output mixing level.			
			Default = 0xFFFF (Mute, Mute)			

et4U.com

DataShee

Register Name	Address	Word Length	Description
FL_FR2RO_MIX_GAIN	0x47	2 Bytes	Front Left and Front Right into Downmix Right Mixing level register.
			Each mixing level register consists of mixing polarity (1-bit) and mixing level coefficient (7-bit). MSB is the mixing polarity ("0" : +, "1" : -) and other 7-bit is the mixing level coefficient.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Front Left channel input into Downmix Right channel output mixing level. [158]: Front Right channel input into Downmix Right channel output mixing level.
			Default = 0x40FF ((+) -14dB, Mute)
SL_SR2RO_MIX_GAIN	0x48	2 Bytes	Surround Left and Surround Right into Downmix Right Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			<ul><li>[70]: Surround Left channel input into Downmix Right channel output mixing level.</li><li>[158]: Surround Right channel input into Downmix Right channel output mixing level.</li></ul>
			Default = 0x4646 ((+) -17dB, (+) -17dB)
C_LFE2RO_MIX_GAIN	0x49	2 Bytes	Center and LFE into Downmix Right Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Center channel input into Downmix Right channel output mixing level. [15.8]: LFE channel input into Downmix Right channel output mixing level.
			Default = 0x3546 ((+) -8.5dB, (+) -17dB)
SBL_SBR2RO_MIX_GAIN	0x4A	2 Bytes	Surround Back Left and Surround Back Right into Downmix Right Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Surround Back Left channel input into Downmix Right channel output mixing level.
			[158]: Surround Back Right channel input into Downmix Right channel output mixing level.
			Default = 0xFFFF (Mute, Mute)
MIC2LO_RO_MIX_GAIN	0x4B	2 Bytes	MIC into Downmix Left and Downmix Right Mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: MIC input into Downmix Left channel output mixing level.
			[158]: MIC input into Downmix Right channel output mixing level.
			Default = 0xFFFF (Mute, Mute)

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

### PS9818

Register Name	Address	Word Length	Description		
Equalizer Configuration Registers					
FL_FR_EQ_CONFIG	0x4C	2 Bytes	<ul> <li>Front Left and Front Right channel Equalizer configuration Register.</li> <li>Equalizer Enable/Disable setting.     <ul> <li>"0" = Equalizer Disable.</li> <li>"1" = Equalizer Enable.</li> </ul> </li> <li>Equalizer operation mode setting.     <ul> <li>"0" = Graphic EQ mode. In this mode, EQ level is effective.</li> <li>"1" = Static EQ mode. In this mode, EQ level is ineffective.</li> </ul> </li> <li>[0]: Front Left channel Equalizer 1 Enable. <i>Default = "1" (Enable)</i> <ul> <li>[1]: Front Left channel Equalizer 2 Enable. <i>Default = "1" (Enable)</i></li> <li>[2]: Front Left channel Equalizer 3 Enable. <i>Default = "1" (Enable)</i></li> <li>[3]: Front Left channel Equalizer 4 Enable. <i>Default = "0" (Disable)</i></li> </ul> </li> <li>[4]: Front Left channel Equalizer 2 Operation mode. <i>Default = "0" (Graphic)</i></li> <li>[5]: Front Left channel Equalizer 3 Operation mode. <i>Default = "1" (Enable)</i></li> <li>[7]: Front Right channel Equalizer 4 Enable. <i>Default = "1" (Enable)</i></li> <li>[8]: Front Left channel Equalizer 3 Operation mode. <i>Default = "1" (Static)</i></li> <li>[8]: Front Right channel Equalizer 4 Enable. <i>Default = "1" (Enable)</i></li> <li>[9]: Front Right channel Equalizer 1 Departon mode. <i>Default = "1" (Static)</i></li> <li>[9]: Front Right channel Equalizer 3 Enable. <i>Default = "1" (Enable)</i></li> <li>[10]: Front Right channel Equalizer 3 Enable. <i>Default = "1" (Enable)</i></li> <li>[11]: Front Right channel Equalizer 4 Enable. <i>Default = "1" (Enable)</i></li> <li>[12]: Front Right channel Equalizer 3 Enable. <i>Default = "1" (Enable)</i></li> <li>[13]: Front Right channel Equalizer 4 Enable. <i>Default = "1" (Enable)</i></li> <li>[14]: Front Right channel Equalizer 3 Enable. <i>Default = "1" (Enable)</i></li> <li>[15]: Front Right channel Equalizer 4 Coperation mode. <i>Default = "0" (Graphic)</i></li> <li>[16]: Front Right channel Equalizer 3 Enable. <i>Default = "1" (Enable)</i></li> <li>[17]: Front Right channel Equalizer 4 Operation mode. <i>Default = "0" (Graphic)</i></li> <li>[18]: Front Right channel Equalizer 4 Operation mode. <i>Default = "0" </i></li></ul>		
SL_SR_EQ_CONFIG	0x4D	2 Bytes	<ul> <li>Surround Left and Surround Right channel Equalizer configuration Register.</li> <li>[0]: Surround Left channel Equalizer 1 Enable. Default = "1" (Enable)</li> <li>[1]: Surround Left channel Equalizer 2 Enable. Default = "1" (Enable)</li> <li>[2]: Surround Left channel Equalizer 3 Enable. Default = "1" (Enable)</li> <li>[3]: Surround Left channel Equalizer 4 Enable. Default = "0" (Disable)</li> <li>[4]: Surround Left channel Equalizer 1 Operation mode. Default = "0" (Graphic)</li> <li>[5]: Surround Left channel Equalizer 3 Operation mode. Default = "0" (Graphic)</li> <li>[6]: Surround Left channel Equalizer 4 Operation mode. Default = "0" (Graphic)</li> <li>[7]: Surround Left channel Equalizer 4 Operation mode. Default = "1" (Enable)</li> <li>[7]: Surround Left channel Equalizer 1 Enable. Default = "1" (Enable)</li> <li>[9]: Surround Right channel Equalizer 2 Enable. Default = "1" (Enable)</li> <li>[9]: Surround Right channel Equalizer 3 Enable. Default = "1" (Enable)</li> <li>[10]: Surround Right channel Equalizer 4 Enable. Default = "1" (Enable)</li> <li>[11]: Surround Right channel Equalizer 3 Enable. Default = "1" (Chable)</li> <li>[12]: Surround Right channel Equalizer 4 Operation mode. Default = "0" (Graphic)</li> <li>[13]: Surround Right channel Equalizer 1 Operation mode. Default = "0" (Graphic)</li> <li>[14]: Surround Right channel Equalizer 3 Operation mode. Default = "0" (Graphic)</li> <li>[15]: Surround Right channel Equalizer 4 Operation mode. Default = "0" (Graphic)</li> <li>[16]: Surround Right channel Equalizer 3 Operation mode. Default = "0" (Graphic)</li> <li>[16]: Surround Right channel Equalizer 4 Operation mode. Default = "1" (Static)</li> </ul>		

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

www.DataSheet4U.com

### PS9818

Register Name	Address	Word Length	Description
C_HP_LR_EQ_CONFIG	0x4E	2 Bytes	Center and Headphone Left/Right channel Equalizer configuration Register.
			[0]: Center channel Equalizer 1 Enable. Default = "1" (Enable)
			[1]: Center channel Equalizer 2 Enable. <i>Default</i> = "1" ( <i>Enable</i> )
			<ul> <li>[2]. Center channel Equalizer 3 Enable. Default = "1" (Enable)</li> <li>[3]: Center channel Equalizer 4 Enable. Default = "0" (Disable)</li> </ul>
			[4]: Center channel Equalizer 1 Operation mode. Default = "0" (Graphic)
			[5]: Center channel Equalizer 2 Operation mode. <i>Default</i> = "0" ( <i>Graphic</i> )
			Center and Headphone Left/Right channel Equalizer configuration Register. [0]: Center channel Equalizer 1 Enable. <i>Default</i> = "1" (Enable) [1]: Center channel Equalizer 2 Enable. <i>Default</i> = "1" (Enable) [2]: Center channel Equalizer 3 Enable. <i>Default</i> = "1" (Enable) [3]: Center channel Equalizer 4 Enable. <i>Default</i> = "0" (Disable) [4]: Center channel Equalizer 1 Operation mode. <i>Default</i> = "0" (Graphic) [5]: Center channel Equalizer 2 Operation mode. <i>Default</i> = "0" (Graphic) [6]: Center channel Equalizer 3 Operation mode. <i>Default</i> = "1" (Enable) [7]: Center channel Equalizer 4 Operation mode. <i>Default</i> = "1" (Enable) [8]: Headphone Left channel Equalizer 1 Enable. <i>Default</i> = "1" (Enable) [9]: Headphone Left channel Equalizer 2 Enable. <i>Default</i> = "1" (Enable) [10]: Headphone Left channel Equalizer 1 Enable. <i>Default</i> = "1" (Enable) [11]: Headphone Left channel Equalizer 2 Enable. <i>Default</i> = "1" (Enable) [12]: Headphone Right channel Equalizer 1 Enable. <i>Default</i> = "1" (Enable) [13]: Headphone Right channel Equalizer 2 Enable. <i>Default</i> = "1" (Enable) [14]: Headphone Right channel Equalizer 3 Enable. <i>Default</i> = "1" (Enable) [15]: Headphone Right channel Equalizer 4 Enable. <i>Default</i> = "1" (Enable) [16]: Headphone Right channel Equalizer 4 Enable. <i>Default</i> = "1" (Enable) [17]: Headphone Right channel Equalizer 3 Enable. <i>Default</i> = "1" (Enable) [18]: Headphone Right channel Equalizer 4 Enable. <i>Default</i> = "1" (Enable) [19]: Headphone Right channel Equalizer 3 Enable. <i>Default</i> = "1" (Enable) [19]: Headphone Right channel Equalizer 4 Enable. <i>Default</i> = "1" (Enable) [19]: Surround Back Left channel Equalizer 1 Enable. <i>Default</i> = "1" (Enable) [2]: Surround Back Left channel Equalizer 2 Enable. <i>Default</i> = "1" (Enable) [3]: Surround Back Left channel Equalizer 3 Enable. <i>Default</i> = "1" (Enable) [3]: Surround Back Left channel Equalizer 1 Operation mode. <i>Default</i> = "0" ( <i>Graphic</i> ) [4]: Surround Back Left channel Equalizer 4 Enable. <i>Default</i> = "1" (Enable) [3]: Surround Back Left channel Equalizer 1 Operati
			[7]: Center channel Equalizer 4 Operation mode. Default = "1" (Static)
			[8]: Headphone Left channel Equalizer 1 Enable. Default = "1" (Enable)
			[9]: Headphone Left channel Equalizer 2 Enable. <i>Default</i> = "1" (Enable)
			[10]. Readphone Left channel Equalizer 3 Enable. Default = "1" (Enable) [11]: Headphone Left channel Equalizer 4 Enable. Default = "0" (Disable)
			[12]: Headphone Right channel Equalizer 1 Enable. Default = "1" (Enable)
			[13]: Headphone Right channel Equalizer 2 Enable. Default = "1" (Enable)
			[14]: Headphone Right channel Equalizer 3 Enable. Default = "1" (Enable)
			[15]: Headphone Right channel Equalizer 4 Enable. <i>Default = "0" (Disable)</i>
			Default = 0x7787
SBL_SBR_EQ_CONFIG	0x4F	2 Bytes	Surround Back Left/Right channel Equalizer configuration Register.
			[0]: Surround Back Left channel Equalizer 1 Enable. Default = "1" (Enable)
			[1]: Surround Back Left channel Equalizer 2 Enable. Default = "1" (Enable)
			[2]: Surround Back Left channel Equalizer 3 Enable. Default = "1" (Enable)
			<ul> <li>[1]: Surround Back Left channel Equalizer 2 Enable. <i>Default</i> = "1" (<i>Enable</i>)</li> <li>[2]: Surround Back Left channel Equalizer 3 Enable. <i>Default</i> = "1" (<i>Enable</i>)</li> <li>[3]: Surround Back Left channel Equalizer 4 Enable. <i>Default</i> = "0" (<i>Disable</i>)</li> <li>[4]: Surround Back Left channel Equalizer 1 Operation mode.</li> </ul>
			Default = " $0$ " (Graphic)
			[5]: Surround Back Left channel Equalizer 2 Operation mode.
			Default = "0" (Graphic)
			<ul> <li>[6]: Surround Back Left channel Equalizer 3 Operation mode.</li> <li>Default = "0" (Graphic)</li> </ul>
			[7]: Surround Back Left channel Equalizer 4 Operation mode.
			Default = "1" (Static)
			[8]: Surround Back Right channel Equalizer 1 Enable. Default = "1" (Enable)
			[9]: Surround Back Right channel Equalizer 2 Enable. Default = "1" (Enable)
			[10]: Surround Back Right channel Equalizer 3 Enable. Default = "1" (Enable) [11]: Surround Back Right channel Equalizer 4 Enable. Default = "0" (Disable)
			[12]: Surround Back Right channel Equalizer 1 Operation mode.
			[13]: Surround Back Right channel Equalizer 2 Operation mode.
			Detault = "0" (Graphic) [14]: Surround Back Right channel Equalizer 3 Operation mode.
			Default = "0" (Graphic)
			[15]: Surround Back Right channel Equalizer 4 Operation mode. Default = "1" (Static)

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

### PS9818

Register Name	Address	Word Length	Description
		E	qualizer Level Control Registers
EQ_FL12_LEVEL	0x55	2 Bytes	<ul> <li>Front Left channel Equalizer 1, 2 level register.</li> <li>-12dB to 12dB in 1dB/step resolution.</li> <li>Table A-4 shows the relations between the register value and Equalizer level.</li> <li>[40]: Front Left channel Equalizer 1 level.</li> <li>[5]: Front Left channel Equalizer 1 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set.</li> <li><i>Default = "0" (Primary coefficients set)</i></li> <li>[76]: Not Used.</li> <li>[128]: Front Left channel Equalizer 2 level.</li> <li>[13]: Front Left channel Equalizer 2 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set.</li> <li><i>Default = "0" (Primary coefficients set)</i></li> <li>[1514]: Not Used.</li> <li>[1514]: Not Used.</li> <li><i>Default = 0x0000 (Primary, 0dB, Primary, 0dB)</i></li> </ul>
EQ_FL34_LEVEL	0x56	2 Bytes	<ul> <li>Front Left channel Equalizer 3, 4 level register.</li> <li>Table A-4 shows the relations between the register value and Equalizer level.</li> <li>[40]: Front Left channel Equalizer 3 level.</li> <li>[5]: Front Left channel Equalizer 3 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set)</li> <li>[76]: Not Used.</li> <li>[128]: Front Left channel Equalizer 4 level.</li> <li>[13]: Front Left channel Equalizer 4 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set and "1" for Secondary Coefficients set.</li> <li>[1514]: Not Used.</li> <li>[1514]: Not Used.</li> <li>Default = 0x0000 (Primary, 0dB, Primary, 0dB)</li> </ul>
EQ_FR12_LEVEL	0x57	2 Bytes	<ul> <li>Front Right channel Equalizer 1, 2 level register.</li> <li>Table A-4 shows the relations between the register value and Equalizer level.</li> <li>[40]: Front Right channel Equalizer 1 level.</li> <li>[5]: Front Right channel Equalizer 1 Filter Coefficients set Select.     "0" for Primary Coefficients set and "1" for Secondary Coefficients set.     <i>Default = "0" (Primary coefficients set)</i></li> <li>[76]: <i>Not Used.</i></li> <li>[13]: Front Right channel Equalizer 2 Filter Coefficients set Select.     "0" for Primary Coefficients set and "1" for Secondary Coefficients set.     <i>Default = "0" (Primary coefficients set and "1" for Secondary Coefficients set.     Default = "0" (Primary coefficients set and "1" for Secondary Coefficients set.     <i>Default = "0" (Primary coefficients set)</i></i></li> <li>[1514]: <i>Not Used.</i></li> <li><i>Default = 0x0000 (Primary, 0dB, Primary, 0dB)</i></li> </ul>

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

### PS9818

Register Name	Address	Word Length	Description
EQ_FR34_LEVEL	0x58	2 Bytes	Front Right channel Equalizer 3, 4 level register.
			Table A-4 shows the relations between the register value and Equalizer level.
			<ul> <li>[40]: Front Right channel Equalizer 3 level.</li> <li>[5]: Front Right channel Equalizer 3 Filter Coefficients set Select. <ul> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set.</li> <li>Default = "0" (Primary coefficients set)</li> </ul> </li> <li>[76]: Not Used.</li> <li>[128]: Front Right channel Equalizer 4 level.</li> <li>[13]: Front Right channel Equalizer 4 Filter Coefficients set Select. <ul> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set.</li> </ul> </li> <li>[14]: Front Right channel Equalizer 4 level.</li> <li>[15]: Front Right channel Equalizer 4 Filter Coefficients set Select. <ul> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set.</li> <li>Default = "0" (Primary coefficients set)</li> </ul> </li> <li>[1514]: Not Used.</li> <li>Default = 0x0000 (Primary, 0dB, Primary, 0dB)</li> </ul>
EQ_SL12_LEVEL	0x59	2 Bytes	Surround Left channel Equalizer 1, 2 level register.
			Table A-4 shows the relations between the register value and Equalizer level.
			[40]: Surround Left channel Equalizer 1 level.
			[5]: Surround Left channel Equalizer 1 Filter Coefficients set Select.
			"0" for Primary Coefficients set and "1" for Secondary Coefficients set.
			Default = "0" (Primary coefficients set)
			[12:8]: Surround Left channel Equalizer 2 level
			[13]: Surround Left channel Equalizer 2 Filter Coefficients set Select.
			"0" for Primary Coefficients set and "1" for Secondary Coefficients set.
			Default = "0" (Primary coefficients set)
			[1514]: Not Used.
			Default = 0x0000 (Primary, 0dB, Primary, 0dB)
EQ_SL34_LEVEL	0x5A	2 Bytes	Surround Left channel Equalizer 3, 4 level register.
			Table A-4 shows the relations between the register value and Equalizer level.
			[40]: Surround Left channel Equalizer 3 level.
			[5]: Surround Left channel Equalizer 3 Filter Coefficients set Select.
			"0" for Primary Coefficients set and "1" for Secondary Coefficients set.
			Default = "0" (Primary coefficients set)
			[76]: Not Used.
			[12oj: Surround Left channel Equalizer 4 level.
			"0" for Primary Coefficients set and "1" for Secondary Coefficients set.
			Default = "0" (Primary coefficients set)
			[1514]: Not Used.
			Default = 0x0000 (Primary, 0dB, Primary, 0dB)

DataSheet4U.com

Register Name	Address	Word Length	Description
EQ_SR12_LEVEL	0x5B	2 Bytes	Right surround channel Equalizer 1, 2 level register.
			Table A-4 shows the relations between the register value and Equalizer level.
			<ul> <li>[40]: Surround Right channel Equalizer 1 level.</li> <li>[5]: Surround Right channel Equalizer 1 Filter Coefficients set Select. "0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set)</li> <li>[76]: Not Used.</li> <li>[128]: Surround Right channel Equalizer 2 level.</li> <li>[13]: Surround Right channel Equalizer 2 Filter Coefficients set Select. "0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set)</li> <li>[1514]: Not Used.</li> <li>Default = 0x0000 (Primary, 0dB, Primary, 0dB)</li> </ul>
EQ_SR34_LEVEL	0x5C	2 Bytes	Surround Right channel Equalizer 3, 4 level register.
			Table A-4 shows the relations between the register value and Equalizer level.
			[40]: Surround Right channel Equalizer 3 level.
			[5]: Surround Right channel Equalizer 3 Filter Coefficients set Select.
			"0" for Primary Coefficients set and "1" for Secondary Coefficients set.
			Default = "0" (Primary coefficients set)
			[76]: Not Used.
			412(18): Surround Right channel Equalizer 4 level.
			"0" for Primary Coefficients set and "1" for Secondary Coefficients set.
			Default = "0" (Primary coefficients set)
			[1514]: Not Used.
			Default = 0x0000 (Primary, 0dB, Primary, 0dB)
EQ_C12_LEVEL	0x5D	2 Bytes	Center channel Equalizer 1, 2 level register.
			Table A-4 shows the relations between the register value and Equalizer level.
			[40]: Center channel Equalizer 1 level.
			[5]: Center channel Equalizer 1 Filter Coefficients set Select.
			"0" for Primary Coefficients set and "1" for Secondary Coefficients set.
			Default = "0" (Primary coefficients set)
			[76]: Not Used.
			[12o]. Center channel Equalizer 2 level.
			"0" for Primary Coefficients set and "1" for Secondary Coefficients set.
			Default = "0" (Primary coefficients set)
			[1514]: Not Used.
			Default = 0x0000 (Primary, 0dB, Primary, 0dB)

et4U.com

### PS9818

Address	Word Length	Description
0x5E	2 Bytes	Center channel Equalizer 3, 4 level register.
		Table A-4 shows the relations between the register value and Equalizer level.
		<ul> <li>[40]: Center channel Equalizer 3 level.</li> <li>[5]: Center channel Equalizer 3 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set)</li> <li>[76]: Not Used.</li> <li>[128]: Center channel Equalizer 4 level.</li> <li>[13]: Center channel Equalizer 4 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set and "1" for Secondary Coefficients set.</li> <li>[1514]: Not Used.</li> <li>[1514]: Not Used.</li> <li>Default = 0x0000 (Primary, 0dB, Primary, 0dB)</li> </ul>
0x5F	2 Bytes	Surround Back Left channel Equalizer 1, 2 level register.
		Table A-4 shows the relations between the register value and Equalizer level.
		<ul> <li>[40]: Surround Back Left channel Equalizer 1 level.</li> <li>[5]: Surround Back Left channel Equalizer 1 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set)</li> <li>[7_6]: Not Used, U. com</li> <li>[128]: Surround Back Left channel Equalizer 2 level.</li> </ul>
		<ul> <li>[13]: Surround Back Left channel Equalizer 2 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set)</li> <li>[1514]: Not Used.</li> </ul>
		Default = 0x0000 (Primary, 0dB, Primary, 0dB)
0x60	2 Bytes	<ul> <li>Surround Back Left channel Equalizer 3, 4 level register.</li> <li>Table A-4 shows the relations between the register value and Equalizer level.</li> <li>[40]: Surround Back Left channel Equalizer 3 level.</li> <li>[5]: Surround Back Left channel Equalizer 3 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set.</li> <li><i>Default = "0" (Primary coefficients set)</i></li> <li>[76]: <i>Not Used.</i></li> <li>[128]: Surround Back Left channel Equalizer 4 level.</li> <li>[13]: Surround Back Left channel Equalizer 4 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set.</li> <li><i>Default = "0" (Primary coefficients set)</i></li> <li>[1514]: Not Used.</li> <li>[1514]: Not Used.</li> <li><i>Default = 0x0000 (Primary, 0dB, Primary, 0dB)</i></li> </ul>
	Address 0x5E	AddressWord Length0x5E2 Bytes0x5F2 Bytes0x602 Bytes

et4U.com

DataShee

### PS9818

Register Name	Address	Word Length	Description
EQ_SBR12_LEVEL	0x61	2 Bytes	Right Back surround channel Equalizer 1, 2 level register.
			Table A-4 shows the relations between the register value and Equalizer level.
			<ul> <li>[40]: Surround Back Right channel Equalizer 1 level.</li> <li>[5]: Surround Back Right channel Equalizer 1 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set)</li> <li>[76]: Not Used.</li> <li>[128]: Surround Back Right channel Equalizer 2 level.</li> </ul>
			<ul> <li>[13]: Surround Back Right channel Equalizer 2 Filter Coefficients set Select.</li> <li>"0" for Primary Coefficients set and "1" for Secondary Coefficients set.</li> <li>Default = "0" (Primary coefficients set)</li> </ul>
			[1514]: Not Used.
			Default = 0x0000 (Primary, 0dB, Primary, 0dB)
EQ_SBR34_LEVEL	0x62	2 Bytes	Surround Back Right channel Equalizer 3, 4 level register.
			Table A-4 shows the relations between the register value and Equalizer level.
			<ul> <li>[40]: Surround Back Right channel Equalizer 3 level.</li> <li>[5]: Surround Back Right channel Equalizer 3 Filter Coefficients set Select. "0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set)</li> <li>[76]: Not Used.</li> <li>[12.8]: Surround Back Right channel Equalizer 4 level.</li> <li>[13]: Surround Back Right channel Equalizer 4 Filter Coefficients set Select. "0" for Primary Coefficients set and "1" for Secondary Coefficients set. Default = "0" (Primary coefficients set and "1" for Secondary Coefficients set.</li> <li>[1514]: Not Used.</li> <li>[1514]: Not Used.</li> <li>Default = 0x0000 (Primary, 0dB, Primary, 0dB)</li> </ul>

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

### PS9818

Register Name	Address	Word Length	Description			
Sound Processing Sequence Configuration Registers						
EQ_HPF_BM_SEQ_SEL	0x63	2 Bytes	Equalizer, High-pass Filter, Volume & Bass Management sequence selection.			
			[10]: Processing Sequence Selection. Default = "00".			
			"00" = 3 Band Equalizer → HPF → Volume & Bass Management			
			"01" = 4 Band Equalizer $\rightarrow$ Volume & Bass Management			
			"10" = HPF $\rightarrow$ Volume & Bass Management $\rightarrow$ 3 Band Equalizer			
			"11" = Volume & Bass Management $\rightarrow$ 4 Band Equalizer			
			[152]: Not Used.			
			Default = 0x0000			
	Bass	Processin	ng Path & Other Signal Path Control Registers			
BM_CONFIG	0x64	2 Bytes	Bass processing path & other signal path control Register			
			[0]: Subwoofer output path selection control.			
			"0" = Bass Sum is sent to Subwoofer output.			
			"1" = LFE channel is sent to Subwoofer output.			
			Default = "1" (LFE channel to Subwoofer).			
			[1]: Bass Sum filter bypass control. <i>Default</i> = "0" ( <i>Filter Enable</i> ).			
			"0" = Filter Enable			
			"1" = Bypass (Filter Disable).			
			[32]: Not Used.			
			"0" = Disable. "1" = Enable.			
			[5]: Bass Sum Filter 2 enable control. <i>Default</i> = "1" ( <i>Filter Enable</i> ).			
			"U" = Disable. "1" = Enable.			
			Log. Dass sum rinter s enable control. Detault = $\mathcal{O}$ (Filter Disable). "O" - Disable "1" - Enable			
			0 = Disable. $1 = Disable.[7]: Bass Sum Filter 4 enable control Default = "0" (Filter Disable)$			
			"0" = Disable. "1" = Enable.			
			[108]: Headphone output source selection control. Default = "100" (Downmix).			
			"000" = Front Left & Front Right channel to HeadPhone output			
			"001" = Surround Left & Surround Right channel to HeadPhone output			
			"010" = Center & LFE channel to HeadPhone output			
			"011" = Surround Back Left & Surround Back Right channel to HeadPhone			
			output			
			"1xx" = Downmix output to HeadPhone output			
			[11]: Not Used.			
			[1312]: PCM output path selection control. $Default = "01" (1 Band EQ)$ .			
			"00" = 3 band EQ to PCM output			
			"01" = 1 band EQ to PCM output			
			"1x" = Volume & BM to PCM output			
			[14]: Not Used.			
			[15]: SBL & SBR channel source selection control. <i>Default</i> = "0" (SBL & SBR).			
			'0' = SBL & SBR channel mixer output to SBL, SBR output			
			T = LO & RO downmix output to SBL, SBR output			
			Default = 0x1431			

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

Register Name	Address	Word Length	Description		
Bass Sum Mixer Configuration Registers					
BM_FL_FR2SUM_GAIN	0x65	2 Bytes	Front Left and Front Right channel into Bass Sum mixing level register.		
			Each mixing level register consists of mixing polarity (1-bit) and mixing level coefficient (7-bit). MSB is the mixing polarity ("0" : +, "1" : -) and other 7-bit is the mixing level coefficient. Table A-3 shows the relations between the register value and mixing level. [70]: Front Left channel input into Bass Sum mixing level. [158]: Front Right channel input into Bass Sum mixing level. Default = 0x2424 ((+) 0dB, (+) 0dB)		
BM_SL_SR2SUM_GAIN	0x66	2 Bytes	Surround Left and Surround Right channel into Bass Sum mixing level register.		
			Table A-3 shows the relations between the register value and mixing level.		
			[70]: Surround Left channel input into Bass Sum mixing level.		
			[158]: Surround Right channel input into Bass Sum mixing level.		
			Default = 0x2424 ((+) 0dB, (+) 0dB)		
BM_C_LFE2SUM_GAIN	0x67	2 Bytes	Center and LFE channel into Bass Sum mixing level register.		
			Table A-3 shows the relations between the register value and mixing level.		
			[70]: Center channel input into Bass Sum mixing level.		
			[15:18] C.FE channel input into Bass Sum mixing level.		
			Default = 0x1024 ((+) 10dB, (+) 0dB)		
BM_SBL_SBR2SUM_GAIN	0x68	2 Bytes	Surround Back Left and Surround Back Right channel into Bass Sum mixing level register.		
			Table A-3 shows the relations between the register value and mixing level.		
			[70]: Surround Back Left channel input into Bass Sum mixing level.		
			[158]: Surround Back Right channel input into Bass Sum mixing level.		
			Default = 0x2424 ((+) 0dB, (+) 0dB)		

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

Register Name	Address	Word Length	Description
		Input Mixe	er Configuration Registers (Addendum)
SL_SBL2L_MIX_GAIN	0x69	2 Bytes	Surround Left and Surroud Back Left into Front Left Mixing level register.
			Each mixing level register consists of mixing polarity (1-bit) and mixing level coefficient (7-bit). MSB is the mixing polarity ("0" : +, "1" : -) and other 7-bit is the mixing level coefficient. Table A-3 shows the relations between the register value and mixing level.
			<ul><li>[70]: Surround Left channel input into Front Left channel output mixing level.</li><li>[158]: Surround Back Left channel input into Front Left channel output mixing level.</li></ul>
			Default = 0xFFFF (Mute, Mute)
SR_SBR2R_MIX_GAIN	0x6A	2 Bytes	Surround Right and Surroud Back Right into Front Right Mixing level register.
			Each mixing level register consists of mixing polarity (1-bit) and mixing level coefficient (7-bit). MSB is the mixing polarity ("0" : +, "1" : -) and other 7-bit is the mixing level coefficient.
			Table A-3 shows the relations between the register value and mixing level.
			<ul><li>[70]: Surround Right channel input into Front Right channel output mixing level.</li><li>[158]: Surround Back Right channel input into Front Right channel output mixing level.</li></ul>
			Default + 0xFFFF (Mute, Mute)
SBL2SL_SBR2SR_MIX	0x6B	2 Bytes	Surroud Back Left into Surround Left Mixing level and Surround Back Right into Surroud Right Mixing level register.
			Each mixing level register consists of mixing polarity (1-bit) and mixing level coefficient (7-bit). MSB is the mixing polarity ("0" : +, "1" : -) and other 7-bit is the mixing level coefficient.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Surroud Back Left channel input into Surround Left channel output mixing level.
			[158]: Surroud Back Right channel input into Surround Right channel output mixing level.
			Default = 0xFFFF (Mute, Mute)

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

Register Name	Address	Word Length	Description
		Bass N	Ianagement Configuration Registers
BM_FL2FL_GAIN	0x70	2 Bytes	Front Left channel input into Front Left channel pass-through mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Front Left channel input into Front Left channel pass-through mixing level. [158]: Not Used.
			Default = 0x0024 ((+) 0dB)
M_LFE_SUM2FL_GAIN	0x71	2 Bytes	LFE channel and Bass Sum into Front Left channel output mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: LFE channel input into Front Left channel output mixing level. [158]: Bass Sum into Front Left channel output mixing level.
			Default = 0xFFFF (Mute, Mute)
BM_FR2FR_GAIN	0x72	2 Bytes	Front Right channel input into Front Right channel pass-through mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Front Right channel input into Front Right channel pass-through mixing level. [158]: <i>Not Used</i> .
			Default = 0x0024 ((+) 0dB)
M_LFE_SUM2FR_GAIN	0x73	2 Bytes	LFE channel and Bass Sum into Front Right channel output mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: LFE channel input into Front Right channel output mixing level. [158]: Bass Sum into Front Right channel output mixing level.
			Default = 0xFFFF (Mute, Mute)
BM_SL2SL_GAIN	0x74	2 Bytes	Surround Left channel input into Surround Left channel pass-through mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			<ul><li>[70]: Surround Left channel input into Surround Left channel pass-through mixing level.</li><li>[158]: Not Used.</li></ul>
			Default = 0x0024 ((+) 0dB)
M_LFE_SUM2SL_GAIN	0x75	2 Bytes	LFE channel and Bass Sum into Surround Left channel output mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: LFE channel input into Surround Left channel output mixing level. [158]: Bass Sum into Surround Left channel output mixing level.
			Default = 0xFFFF (Mute, Mute)

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

### PS9818

Register Name	Address	Word Length	Description
BM_SR2SR_GAIN	0x76	2 Bytes	Surround Right channel input into Surround Right channel pass-through mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			<ul> <li>[70]: Surround Right channel input into Surround Right channel pass-through mixing level.</li> <li>[158]: Not Used.</li> </ul>
			Default = 0x0024 ((+) 0dB)
BM_LFE_SUM2SR_GAIN	0x77	2 Bytes	LFE channel and Bass Sum into Surround Right channel output mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: LFE channel input into Surround Right channel output mixing level.
			[158]: Bass Sum into Surround Right channel output mixing level.
			Default = 0xFFFF (Mute, Mute)
BM_C2C_GAIN	0x78	2 Bytes	Center channel input into Center channel pass-through mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Center channel input into Center channel pass-through mixing level. [158]: <i>Not Used.</i>
			Default = 0x0024 ((+) 0dB)
BM_LFE_SUM2C_GAIN	0x79	2 Bytes	LFE channel and Bass Sum into Center channel output mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: LFE channel input into Center channel output mixing level.
			[158]: Bass Sum into Center channel output mixing level.
			Default = 0xFFFF (Mute, Mute)
BM_SBL2SBL_GAIN	0x7A	2 Bytes	Surround Back Left channel input into Surround Back Left channel pass-through mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: Surround Back Left channel input into Surround Back Left channel pass- through mixing level.
			[158]: Not Used.
			Detault = 0x0024 ((+) 0dB)
BM_LFE_SUM2SBL_GAIN	0x7B	2 Bytes	LFE channel and Bass Sum into Surround Back Left channel output mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: LFE channel input into Surround Back Left channel output mixing level. [158]: Bass Sum into Surround Back Left channel output mixing level.
			Default = 0xFFFF (Mute, Mute)

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

### PS9818

Register Name	Address	Word Length	Description
BM_SBR2SBR_GAIN	0x7C	2 Bytes	Surround Back Right channel input into Surround Back Right channel pass-through mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			<ul><li>[70]: Surround Back Right channel input into Surround Back Right channel pass- through mixing level.</li><li>[158]: Not Used.</li></ul>
			Default = 0x0024 ((+) 0dB)
BM_LFE_SUM2SBR_GAIN	0x7D	2 Bytes	LFE channel and Bass Sum into Surround Back Right channel output mixing level register.
			Table A-3 shows the relations between the register value and mixing level.
			[70]: LFE channel input into Surround Back Right channel output mixing level. [158]: Bass Sum into Surround Back Right channel output mixing level.
			Default = 0xFFFF (Mute, Mute)
BM_LFE_SUM_GAIN	0x7E	2 Bytes	LFE channel and Bass Sum into Subwoofer output bypass level register.
			Table A-3 shows the relations between the register value and bypass level.
			[70]: LFE into Subwoofer output bypass level.
			[15.8]: Bass Sum into Subwoofer output level.
			This is effective when Bass Sum is passed to Subwoofer output.
			Default = 0x2410 ((+) 0dB, (+) 10dB)

2003 REV1.5

et4U.com

### PS9818

Register Name	Address	Word Length	Description		
PWM Modulator Control Registers					
PWM_CONTROL	0x80	2 Bytes	<ul> <li>PWM modulator control register.</li> <li>[1:0]: Modulation index (PCM to PWM gain). <i>Default = "01" (93.75%)</i>. "00" = 90.63%, "01" = 93.75%, "10" = 96.88%</li> <li>[2]: Auto DC cut enable. Active high. <i>Default = "1" (Enable)</i>.</li> <li>[3]: Dither enable. "0" = Dither disable, "1" = Dither enable. <i>Default = "0"</i>.</li> <li>[4]: High S/N mode enable. "0" = Normal mode, "1" = High S/N mode. <i>Default = "0"</i>.</li> <li>[5]: High bandwidth Noise shaping filter enable. <i>Default = "0"</i>.</li> <li>[5]: High bandwidth Noise shaping filter enable. <i>Default = "0"</i>.</li> <li>[7:6]: Switching Frequency. <i>Default = "00"</i>. "00", "11" = 384KHz "01" = 192KHz "10" = 96KHz</li> <li>[15:8]: <i>Reserved</i>.</li> <li><i>Default = 0x0005</i></li> </ul>		
PWM_LIMIT1	0x81	2 Bytes	<ul> <li>PWM Modulation Limit control register 1.</li> <li>This control register limits the minimum PWM pulse width.</li> <li>- resolution : 10ns.</li> <li>- range : 20ns ~ 170ns</li> <li>- Minimum PWM pulse width : (user setting value + 2) * 10ns.</li> <li>[3:0]: PWM 1 Modulation limit. <i>Default = "0110" (80ns)</i>.</li> <li>[7:4]: PWM 2 Modulation limit. <i>Default = "0110" (80ns)</i>.</li> <li>[11:8]: PWM 3 Modulation limit. <i>Default = "0110" (80ns)</i>.</li> <li>[15:12]: PWM 4 Modulation limit. <i>Default = "0110" (80ns)</i>.</li> <li><i>Default = 0x6666</i></li> </ul>		
PWM_LIMIT2	0x82	2 Bytes	PWM Modulation Limit control register 2. This control register limits the minimum PWM pulse width. <ul> <li>resolution : 10ns.</li> <li>range : 20ns ~ 170ns</li> <li>Minimum PWM pulse width : (user setting value + 2) * 10ns.</li> <li>[3:0]: PWM 5 Modulation limit. <i>Default = "0110" (80ns)</i>.</li> <li>[7:4]: PWM 6 Modulation limit. <i>Default = "0110" (80ns)</i>.</li> <li>[11:8]: PWM 7 Modulation limit. <i>Default = "0110" (80ns)</i>.</li> <li>[15:12]: PWM 8 Modulation limit. <i>Default = "0110" (80ns)</i>.</li> <li><i>Default = 0x6666</i></li> </ul>		

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

### PS9818

Register Name	Address	Word Length	Description
PWM_DEADTIME1	0x83	2 Bytes	PWM Deadtime (between positive and negative PWM signal) control register 1.
			- resolution : 5ns.
			- range : 0ns ~ 75ns
			- Deadtime : (user setting value) * 5ns.
			[3:0]: PWM 1 Deadtime. <i>Default</i> = "0000" (0ns).
			[7:4]: PWM 2 Deadtime. Default = "0000" (0ns).
			[11:8]: PWM 3 Deadtime. Default = "0000" (0ns).
			[15:12]: PWM 4 Deadtime. Default = "0000" (0ns).
			Default = 0x0000
PWM_DEADTIME2	0x84	2 Bytes	PWM Deadtime (between positive and negative PWM signal) control register 2.
			[3:0]: PWM 5 Deadtime. <i>Default</i> = "0000" (0ns).
			[7:4]: PWM 6 Deadtime. <i>Default</i> = "0000" (0ns).
			[11:8]: PWM 7 Deadtime. <i>Default</i> = "0000" (0ns).
			[15:12]: PWM 8 Deadtime. <i>Default</i> = "0000" (0ns).
			Default = 0x0000
OUTPUT_CH_MAPPING1	0x85	2 Bytes	Internal processing channel into output PWM Mapping register 1.
			"000" : Front Left channel (FL)
			"001" : Front Right channel (FR)
			"010" : Surround Left channel (SL)
			Data 9118 Surround Right channel (SR)
			"100" : Center channel (C)
			"101" : Subwoofer channel (SW)
			"110" : Surround Back Left channel (SBL)
			"111" : Surround Back Right channel (SBR)
			<ul><li>[2:0]: Internal processing channel which is linked to PWM 1. Default = "111" (SBR).</li><li>[3]: Reserved.</li></ul>
			[6:4]: Internal processing channel which is linked to PWM 2. Default = "110" (SBL).
			[7]: Reserved.
			[10:8]: Internal processing channel which is linked to PWM 3. Default = "011" (SR).
			[11]: Reserved.
			[14:12]: Internal processing channel which is linked to PWM 4. Default = "001" (FR).
			[15]: Reserved.
			Default = 0x1367
OUTPUT_CH_MAPPING2	0x86	2 Bytes	Internal processing channel into output PWM Mapping register 2.
			<ul><li>[2:0]: Internal processing channel which is linked to PWM 5. Default = "101" (SW).</li><li>[3]: Reserved.</li></ul>
			[6:4]: Internal processing channel which is linked to PWM 6. Default = "100" (C).
			[7]: Reserved.
			[10:8]: Internal processing channel which is linked to PWM 7. Default = "010" (SL).
			[11]: Reserved.
			[14:12]: Internal processing channel which is linked to PWM 8. Default = "000" (FL).
			[13]. กระยางชน.
			Default = 0x0245

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

### PS9818

Register Name	Address	Word Length	Description
HEADPHONE_CONTROL	0x87	2 Bytes	<ul> <li>Headphone output control register.</li> <li>[0]: Surround Left channel Off when Headphone mode is On. <i>Default</i> = "1" (Off).</li> <li>[1]: Surround Right channel Off when Headphone mode is On. <i>Default</i> = "1" (Off).</li> <li>[2]: Center channel Off when Headphone mode is On. <i>Default</i> = "1" (Off).</li> <li>[3]: Subwoofer channel Off when Headphone mode is On. <i>Default</i> = "1" (Off).</li> <li>[4]: Surround Back Left channel Off when Headphone mode is On. <i>Default</i> = "1" (Off).</li> <li>[5]: Surround Back Right channel Off when Headphone mode is On. <i>Default</i> = "1" (Off).</li> <li>[5]: Surround Back Right channel Off when Headphone mode is On. <i>Default</i> = "1" (Off).</li> <li>[6]: Subwoofer Lineout channel Off when Headphone mode is On. <i>Default</i> = "1" (Off).</li> <li>[7]: <i>Reserved</i>.</li> <li>[8]: Headphone mode On/Off. <i>Default</i> = "0" (Off).</li> <li>[15:9]: Not Used.</li> <li><i>Default</i> = 0x007F</li> </ul>
OVERLOAD_CONTROL	0x88	2 Bytes	Overload status monitoring register. [6:0]: Overload detection time. 0.667ms/step. <i>Default</i> = "0001111" (10ms) [7]: Overload input signal polarity. <i>Default</i> = "1" "0" = Active Low, "1" = Active High. [13:8]: Overload sustained time. When overload condition is detected, all PWM outputs go to shutdown during assigned time. <i>Default</i> = "100000" (2.73sec) "000000" = No shutdown. "000000" = No shutdown. "000001" ~ "111110" = multiple of 0.0853sec. "111111" = No recovery. To recover PWM signal, set the PWM_ON_OFF register (0x00) to "1" (PWM off) and then "0" (PWM on). [14]: <i>Not Used.</i> [15]: Overload monitoring bit. Active High. Overload Sustained time = "000000" : external overload monitoring bit Overload Sustained time /= "000000" : internal overload monitoring bit Default = 0x208F
EPD_CONTROL	0x89	2 Bytes	<ul> <li>EPD_ENA (External Power Device Enable) output timing control register.</li> <li>[6:0]: EPD_ENA proceeding time (multiple of 5.33ms). This register bits are effective when the lower EPD_ENA control type is set to "1". <i>Default = "0000001" (5.33ms)</i>.</li> <li>[7]: EPD_ENA control type. <i>Default = "1" (Linkage upon Global Off control)</i>. "0" = User direct control.</li> <li>"1" = Linkage upon Global Off control. EPD_ENA output can be controlled by Global Off/On control bit in PWM_ON_OFF register (0x00).</li> <li>[8]: User EPD_ENA output status setting register. This register bit is effective when the upper EPD_ENA control type is set to "0". <i>Default = "0"</i></li> <li>[15:9]: <i>Not Used.</i></li> <li><i>Default = 0x0081</i></li> </ul>

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

### PS9818

Register Name	Address	Word Length	Description
POP_CONTROL	0x8A	2 Bytes	PWM On/Off sequence timing control register. [7:0]: Soft PWM start time (multiple of 0.667ms). Default = "00010000" (10.67ms). [15:8]: Minimum PWM pulse time (multiple of 0.083ms). Default = "10000000" (10ms). Default = 0x8010
OVERLOAD_LINKAGE	0x8B	2 Bytes	<pre>Overload linkage control register.     "0" = Overload Linkage Off     "1" = Overload Linkage On [9]: Subwoofer Lineout channel. Default = "0" (Linkage Off). [4]: Headphone Left channel. Default = "0" (Linkage Off). [5]: Headphone Right channel. Default = "0" (Linkage Off). [8]: PWM 1. Default = "1" (Linkage On). [10]: PWM 2. Default = "1" (Linkage On). [11]: PWM 3. Default = "1" (Linkage On). [12]: PWM 5. Default = "1" (Linkage On). [13]: PWM 6. Default = "1" (Linkage On). [14]: PWM 7. Default = "1" (Linkage On). [15]: PWM 8.: Default = "1" (Linkage On). [15]: PWM 8.: Default = "1" (Linkage On). [16]: Default = "1" (Linkage On). [17]: PWM 8.: Default = "1" (Linkage On). [18]: PWM 8.: Default = "1" (Linkage On). [19]: PWM 8.: Default = "1" (Linkage On). [10]: Default = 0.xFF00</pre>

et4U.com

Register Name	Address	Word Length	Description
		Coefficient	for Primary Equalizing Filters Registers
EQ_P_EQ1_A1	0xA0	3 Bytes	-A1 coefficient for Primary Equalizing filter 1.
			The filter is a bi-quad filter. A0 coefficient is fixed at value 1.
			$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$
			Sampling Frequency of the filter is 192KHz.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0x3FCA47 (Coefficient for 150Hz +6dB peaking filter)
EQ_P_EQ1_A2	0xA1	3 Bytes	-A2 coefficient for Primary Equalizing filter 1.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0xE03587 (Coefficient for 150Hz +6dB peaking filter)
EQ_P_EQ1_B0	0xA2	3 Bytes	B0 coefficient for Primary Equalizing filter 1.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
EQ_P_EQ1_B1	0xA3	3 Bytes	B1 coefficient for Primary Equalizing filter 1.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = 0x000000 (Coefficient for 150Hz +6dB peaking filter)
	0×4.4	3 Bytes	B2 coefficient for Primary Equalizing filter 1
EQ_P_EQ1_B2	UXA4	5 Dytes	3 21 format (3 bits for the integer part and 21 bits for the fractional part)
			Default = 0xFFE53D (Coefficient for 150Hz +6dB peaking filter)
EQ_P_EQ2_A1	0xA5	3 Bytes	-A1 coefficient for Primary Equalizing filter 2.
			The filter is a bi-quad filter. A0 coefficient is fixed at value 1.
			$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$
			Sampling Frequency of the filter is 192KHz.
			Default = $0x3E9908$ (Coefficient for $1kHz + 6dB$ peaking filter)
	٥x۵e	3 Bytes	-A2 coefficient for Primary Equalizing filter 2
	UNHU	0 29100	3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0xE15E62 (Coefficient for 1kHz +6dB peaking filter)
	0x47	3 Bytes	B0 coefficient for Primary Equalizing filter 2
	UXA7	U Dyies	3 21 format (3 bits for the integer part and 21 bits for the fractional part)
			Default = $0x00AE31$ (Coefficient for 1kHz ±6dB neaking filter)
	0	2 Buton	P1 coofficient for Drimony Equalizing filter 2
EM <sup>-</sup> L <sup>-</sup> EM5 <sup>-</sup> R1	UXA8	5 Dytes	3.21 format (3 hits for the integer part and 21 hits for the fractional part)
			Default = $0x000000$ (Coefficient for 1/Hz + 6/P pooling filter)
		0 D: 1	
EQ_P_EQ2_B2	0xA9	3 Bytes	B2 coefficient for Primary Equalizing filter 2.
			3.21 romat (so his for the integer part and 21 bits for the fractional part).
			Derauit = UXFF50CF (Coefficient for 1kHz +6dB peaking filter)

Copyright © 2000-2003, Pulsus Technologies Inc.

et4U.com

	Register Name	Address	Word Length	Description					
ſ	EQ_P_EQ3_A1	0xAA	3 Bytes	-A1 coefficient for Primary Equalizing filter 3.					
				The filter is a bi-quad filter. A0 coefficient is fixed at value 1.					
				$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$					
				Sampling Frequency of the filter is 192KHz.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = 0.349361 (Coefficient for 8kHz +6dB neaking filter)					
-	50 5 500 10		2 Dutes						
	EQ_P_EQ3_A2	UXAB	3 Dytes	-A2 Coefficient for Frinnary Equalizing line 3.					
				5.2 From a Construction of the finite set of the set					
_			0.0.1						
	EQ_P_EQ3_B0	0xAC	3 Bytes	B0 coefficient for Primary Equalizing filter 3.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).					
				Default = 0x04C8EA (Coefficient for 8kHz +6dB peaking filter)					
	EQ_P_EQ3_B1	0xAD	3 Bytes	B1 coefficient for Primary Equalizing filter 3.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).					
				Default = 0x000000 (Coefficient for 8kHz +6dB peaking filter)					
	EQ_P_EQ3_B2	0xAE	3 Bytes	B2 coefficient for Primary Equalizing filter 3.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).					
				Default = 0xFB3716 (Coefficient for 8kHz +6dB peaking filter)					
	EQ_P_EQ4_A1	0xAF	3 Bytes	-A1 coefficient for Primary Equalizing filter 4.					
				The filter is a bi-quad filter. A0 coefficient is fixed at value 1.					
				$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$					
				Sampling Frequency of the filter is 192KHz.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).					
╞				Derauit = UX3FDA16 (Coefficient for 100Hz High pass filter)					
	EQ_P_EQ4_A2	0xB0	3 Bytes	-A2 coefficient for Primary Equalizing filter 4.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).					
Ļ				Default = 0xE025D3 (Coefficient for 100Hz High pass filter)					
	EQ_P_EQ4_B0	0xB1	3 Bytes	B0 coefficient for Primary Equalizing filter 4.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).					
				Default = 0x1FED11 (Coefficient for 100Hz High pass filter)					
	EQ_P_EQ4_B1	0xB2	3 Bytes	B1 coefficient for Primary Equalizing filter 4.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).					
				Default = 0xC025DE (Coefficient for 100Hz High pass filter)					
	EQ_P_EQ4_B2	0xB3	3 Bytes	B2 coefficient for Primary Equalizing filter 4.					
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).					
				Default = 0x1FED11 (Coefficient for 100Hz High pass filter)					
1		1	1						

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

Register Name	Address	Word Length	Description				
	С	oefficient f	or Secondary Equalizing Filters Registers				
EQ_S_EQ1_A1	0xB4	3 Bytes	-A1 coefficient for Secondary Equalizing Filter 1.				
			The filter is a 30-bit bi-quad filter. Coefficient A0 is fixed at value 1.				
			$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$				
			Sampling Frequency of the filter is 192KHz.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0x3F955A (Coefficient for 150Hz -6dB peaking filter)				
EQ_S_EQ1_A2	0xB5	3 Bytes	-A2 coefficient for Secondary Equalizing Filter 1.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0xE06A74 (Coefficient for 150Hz -6dB peaking filter)				
EQ_S_EQ1_B0	0xB6	3 Bytes	B0 coefficient for Secondary Equalizing Filter 1.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0x00353A (Coefficient for 150Hz -6dB peaking filter)				
EQ_S_EQ1_B1	0xB7	3 Bytes	B1 coefficient for Secondary Equalizing Filter 1.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0x000000 (Coefficient for 150Hz -6dB peaking filter)				
EQ_S_EQ1_B2	0xB8	3 Bytes	B2 coefficient for Secondary Equalizing Filter 1.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
EQ_S_EQ2_A1	0xB9	3 Bytes	-A1 coefficient for Secondary Equalizing Filter 2.				
			The filter is a 30-bit bi-quad filter. Coefficient A0 is fixed at value 1.				
			$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$				
			Sampling Frequency of the filter is 192KHz.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0x3D4B0F (Coefficient for 1kHz -6dB peaking filter)				
EQ_S_EQ2_A2	0xBA	3 Bytes	-A2 coefficient for Secondary Equalizing Filter 2.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0xE2AC8A (Coefficient for 1kHz -6dB peaking filter)				
EQ_S_EQ2_B0	0xBB	3 Bytes	B0 coefficient for Secondary Equalizing Filter 2.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0x015645 (Coefficient for 1kHz -6dB peaking filter)				
EQ_S_EQ2_B1	0xBC	3 Bytes	B1 coefficient for Secondary Equalizing Filter 2.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0x000000 (Coefficient for 1kHz -6dB peaking filter)				
EQ_S_EQ2_B2	0xBD	3 Bytes	B2 coefficient for Secondary Equalizing Filter 2.				
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).				
			Default = 0xFEA9BB (Coefficient for 1kHz -6dB peaking filter)				
	1						

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

2003 REV1.5

www.DataSheet4U.com

	Register Name	Address	Word Length	Description
	EQ_S_EQ3_A1	0xBE	3 Bytes	-A1 coefficient for Secondary Equalizing Filter 3.
				The filter is a 30-bit bi-quad filter. Coefficient A0 is fixed at value 1.
				$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$
				Sampling Frequency of the filter is 192KHz.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
_				Default = 0x2DC3DB (Coefficient for 8kHz -6dB peaking filter)
	EQ_S_EQ3_A2	0xBF	3 Bytes	-A2 coefficient for Secondary Equalizing Filter 3.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
_				Default = 0xF09EDA (Coefficient for 8kHz -6dB peaking filter)
	EQ_S_EQ3_B0	0xC0	3 Bytes	B0 coefficient for Secondary Equalizing Filter 3.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
				Default = 0x084F6D (Coefficient for 8kHz -6dB peaking filter)
	EQ_S_EQ3_B1	0xC1	3 Bytes	B1 coefficient for Secondary Equalizing Filter 3.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
				Default = 0x000000 (Coefficient for 8kHz -6dB peaking filter)
	EQ_S_EQ3_B2	0xC2	3 Bytes	B2 coefficient for Secondary Equalizing Filter 3.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
				Default + 0xF7B093 (Coefficient for 8kHz -6dB peaking filter)
-	EQ_S_EQ4_A1	0xC3	3 Bytes	-A1 coefficient for Secondary Equalizing Filter 4.
				The filter is a 30-bit bi-quad filter. Coefficient A0 is fixed at value 1.
				$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$
				Sampling Frequency of the filter is 192KHz.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
_				Default = 0x000000
	EQ_S_EQ4_A2	0xC4	3 Bytes	-A2 coefficient for Secondary Equalizing Filter 4.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
				Default = 0x000000
	EQ_S_EQ4_B0	0xC5	3 Bytes	B0 coefficient for Secondary Equalizing Filter 4.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
				Default = 0x000000
	EQ_S_EQ4_B1	0xC6	3 Bytes	B1 coefficient for Secondary Equalizing Filter 4.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
				Default = 0x000000
	EQ_S_EQ4_B2	0xC7	3 Bytes	B2 coefficient for Secondary Equalizing Filter 4.
				3.21 format (3 bits for the integer part and 21 bits for the fractional part).
				Default = 0x000000
1		1		

Copyright © 2000-2003, Pulsus Technologies Inc.

2003 REV1.5

et4U.com

### PS9818

Register Name	Address	Word Length	Description						
Coefficient for Bass Sum Filters Registers									
BSUM_FILTER1_A1	0xC8	3 Bytes	-A1 coefficient for Bass Sum Filter 1.						
			The bass sum filters consist of user-programmable 4 cascaded 30-bit bi-quad filters. Each filter configured into any kind of filter such as low-pass filter, high-pass filter, band-pass filter and notch filter. A0 coefficient is fixed at value 1. Sampling Frequency of the filter is 192KHz. $H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$ 3.21 format (3 bits for the integer part and 21 bits for the fractional part). <i>Default = 0x3FDA16 (100Hz Low pass filter)</i>						
BSUM FILTER1 A2	0xC9	3 Bytes	-A2 coefficient for Bass Sum Filter 1.						
			3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = $0xE025D3$ (100Hz Low pass filter)						
BSUM_FILTER1_B0	0xCA	3 Bytes	B0 coefficient for Bass Sum Filter 1.						
			3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = 0x000006 (100Hz Low pass filter)						
BSUM_FILTER1_B1	0xCB	3 Bytes	B1 coefficient for Bass Sum Filter 1. 3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = 0x00000C (100Hz Low pass filter)						
BSUM_FILTER1_B2	0xCC	3 Bytes	B2 coefficient for Bass Sum Filter 1. 3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = 0x000006 (100Hz Low pass filter)						
BSUM_FILTER2_A1	0xCD	3 Bytes	-A1 coefficient for Bass Sum Filter 2. The filter is a 30-bit bi-quad filter. A0 coefficient is fixed at value 1. $H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$ Sampling Frequency of the filter is 192KHz. 3.21 format (3 bits for the integer part and 21 bits for the fractional part). <i>Default = 0x3FDA16 (100Hz Low pass filter)</i>						
BSUM_FILTER2_A2	0xCE	3 Bytes	<ul> <li>-A2 coefficient for Bass Sum Filter 2.</li> <li>3.21 format (3 bits for the integer part and 21 bits for the fractional part).</li> <li>Default = 0xE025D3 (100Hz Low pass filter)</li> </ul>						
BSUM_FILTER2_B0	0xCF	3 Bytes	B0 coefficient for Bass Sum Filter 2. 3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = 0x000006 (100Hz Low pass filter)						
BSUM_FILTER2_B1	0xD0	3 Bytes	B1 coefficient for Bass Sum Filter 2. 3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = 0x00000C (100Hz Low pass filter)						
BSUM_FILTER2_B2	0xD1	3 Bytes	B2 coefficient for Bass Sum Filter 2. 3.21 format (3 bits for the integer part and 21 bits for the fractional part). Default = 0x000006 (100Hz Low pass filter)						

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

48

2003 REV1.5

www.DataSheet4U.com

Register Name	Address	Word Length	Description
BSUM_FILTER3_A1	0xD2	3 Bytes	-A1 coefficient for Bass Sum Filter 3.
			The filter is a 30-bit bi-quad filter. A0 coefficient is fixed at value 1.
			$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$
			Sampling Frequency of the filter is 192KHz. 3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0x3FF86B (20Hz High pass filter)
BSUM_FILTER3_A2	0xD3	3 Bytes	-A2 coefficient for Bass Sum Filter 3.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0xE00794 (20Hz High pass filter)
BSUM_FILTER3_B0	0xD4	3 Bytes	B0 coefficient for Bass Sum Filter 3.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0x1FFC36 (20Hz High pass filter)
BSUM_FILTER3_B1	0xD5	3 Bytes	B1 coefficient for Bass Sum Filter 3.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0xC00794 (20Hz High pass filter)
BSUM_FILTER3_B2	0xD6	3 Bytes	B2 coefficient for Bass Sum Filter 3.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0x1FFC36 (20Hz High pass filter) DataSheet4U.com
BSUM_FILTER4_A1	0xD7	3 Bytes	-A1 coefficient for Bass Sum Filter 4.
			The filter is a 30-bit bi-quad filter. A0 coefficient is fixed at value 1.
			$H(z) = (B0 + B1 \cdot z^{-1} + B2 \cdot z^{-2}) / (1 + A1 \cdot z^{-1} + A2 \cdot z^{-2})$
			Sampling Frequency of the filter is 192KHz.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0x3FF4A0 (30Hz High pass filter)
BSUM_FILTER4_A2	0xD8	3 Bytes	-A2 coefficient for Bass Sum Filter 4.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0xE00B5E (30Hz High pass filter)
BSUM_FILTER4_B0	0xD9	3 Bytes	B0 coefficient for Bass Sum Filter 4.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
			Default = 0x1FFA51 (30Hz High pass filter)
BSUM_FILTER4_B1	0xDA	3 Bytes	B1 coefficient for Bass Sum Filter 4.
			3.21 format (3 bits for the integer part and 21 bits for the fractional part).
		0 D: 1	Derault = 0x000bbc (30Fiz Figh pass liller)
BSUM_FILTER4_B2	0xDB	3 Bytes	B2 coefficient for Bass Sum Filter 4.
			3.21 jointau (3 bits for the integer part and 21 bits for the fractional part). Default = $0x1FFA51$ (30Hz High pass filter)

et4U.com

Copyright © 2000-2003, Pulsus Technologies Inc.

### AC Characteristics

#### 1. I<sup>2</sup>C Control Interface Timing

Parameter	Symbol	Min	-	Max	Units
SCL Clock Frequency				800	kHz
Start Condition Hold Time (Prior to first clock pulse)	T <sub>HDST</sub>	200			ns
Clock Low Time	T <sub>LOW</sub>	400			ns
Clock High Time	T <sub>HIGH</sub>	400			ns
Setup Time For Repeated Start Condition	T <sub>SUST</sub>	200			ns
Data Hold Time	T <sub>HDD</sub>	0			ns
Data Set-Up Time	T <sub>SUD</sub>	100			ns
Rise Time of both SDA and SCL	T <sub>R</sub>			300	ns
Falling Time of both SDA and SCL	T <sub>F</sub>			300	ns
Setup Time for Stop Condition	T <sub>SUSP</sub>	200			ns

et4U.com

DataSheet4U.com



#### www.DataSheet4U.com

### PULSUS

### PS9818

#### 2. SPI Write Timing

Parameter	Symbol	Min	-	Max	Units
Start Condition Hold Time	T <sub>HDST</sub>	200			ns
Clock High Time	T <sub>HIGH</sub>	400			ns
Clock Low Time	T <sub>LOW</sub>	400			ns
SI Setup Time to SCK	T <sub>SUD</sub>	100			ns
Data Hold Time	T <sub>HDD</sub>	0			ns
Falling Time of both SI and SCK	T <sub>DF</sub>			300	ns
Rising Time of both SI and SCK	T <sub>DR</sub>			300	ns
Setup Time for Stop Condition	T <sub>SUSP</sub>	200			ns



#### www.DataSheet4U.com

### PULSUS

### PS9818

#### 3. SPI Read Timing

Parameter	Symbol	Min	-	Max	Units
Start Condition Hold Time	T <sub>HDST</sub>	200			ns
Clock High Time	T <sub>HIGH</sub>	400			ns
Clock Low Time	T <sub>LOW</sub>	400			ns
SO Delay time for Valid Data	TD	100			ns
Falling Time of both SO and SCK	T <sub>DF</sub>			300	ns
Rising Time of both SO and SCK	T <sub>DR</sub>			300	ns
Setup Time for Stop Condition	T <sub>SUSP</sub>	200			ns





#### 4. I<sup>2</sup>S Data Interface Timing

Parameter	Symbol	Min	Тур	Max	Units
Data Holding Time	T <sub>HDIS</sub>	25			ns
Data Setup Time	T <sub>SUIS</sub>	25			ns
Clock High Time	T <sub>HIGH</sub>	80	180		ns
Clock Low Time	T <sub>LOW</sub>	80	180		ns
Rising Time of BCK (Slave Mode)	T <sub>RISS</sub>			20	ns
Falling Time of BCK (Slave Mode)	T <sub>FISS</sub>			20	ns
Rising Time of BCK (Master Mode)	T <sub>RISM</sub>		3	5	ns
Falling Time of BCK (Master Mode)	T <sub>FISM</sub>		3	5	ns
Delay until valid Data	T <sub>DD</sub>	20		40	ns

#### Slave Mode



BCK : Positive Edge Enable

Copyright © 2000-2003, Pulsus Technologies Inc.

#### www.DataSheet4U.com

### PULSUS

### Package Dimensions



54

Unit : mm

**PS9818** 

DataShe

et4U.com

### Appendix A Gain-Register Value Tables

Gain	Register		Gain	Register		Gain	Register		Gain	Register
(dB)	Value		(dB)	Value		(dB)	Value		(dB)	Value
18.0	0x0C		-4.5	0x39		-27.0	0x66		-49.5	0x93
17.5	0x0D		-5.0	0x3A		-27.5	0x67		-50.0	0x94
17.0	0x0E		-5.5	0x3B		-28.0	0x68		-50.5	0x95
16.5	0x0F		-6.0	0x3C		-28.5	0x69		-51.0	0x96
16.0	0x10		-6.5	0x3D		-29.0	0x6A		-51.5	0x97
15.5	0x11		-7.0	0x3E		-29.5	0x6B		-52.0	0x98
15.0	0x12		-7.5	0x3F		-30.0	0x6C		-52.5	0x99
14.5	0x13		-8.0	0x40		-30.5	0x6D		-53.0	0x9A
14.0	0x14		-8.5	0x41		-31.0	0x6E		-53.5	0x9B
13.5	0x15		-9.0	0x42		-31.5	0x6F		-54.0	0x9C
13.0	0x16		-9.5	0x43		-32.0	0x70		-54.5	0x9D
12.5	0x17		-10.0	0x44		-32.5	0x71		-55.0	0x9E
12.0	0x18		-10.5	0x45		-33.0	0x72		-55.5	0x9F
11.5	0x19		-11.0	0x46		-33.5	0x73		-56.0	0xA0
11.0	0x1A		-11.5	0x47		-34.0	0x74		-56.5	0xA1
10.5	0x1B		-12.0	0x48		-34.5	0x75		-57.0	0xA2
10.0	0x1C		-12.5	0x49		-35.0	0x76		-57.5	0xA3
9.5	0x1D		-13.0	0x4A		-35.5	0x77		-58.0	0xA4
9.0	0x1E		-13.5	<b>⊡0x4B</b> Sh	ee	4 <b>-36:0</b> m	0x78		-58.5	0xA5
8.5	0x1F		-14.0	0x4C		-36.5	0x79		-59.0	0xA6
8.0	0x20		-14.5	0x4D		-37.0	0x7A		-59.5	0xA7
7.5	0x21		-15.0	0x4E		-37.5	0x7B		-60.0	0xA8
7.0	0x22		-15.5	0x4F		-38.0	0x7C		-60.5	0xA9
6.5	0x23		-16.0	0x50		-38.5	0x7D		-61.0	0xAA
6.0	0x24		-16.5	0x51		-39.0	0x7E		-61.5	0xAB
5.5	0x25		-17.0	0x52		-39.5	0x7F		-62.0	0xAC
5.0	0x26		-17.5	0x53		-40.0	0x80		-62.5	0xAD
4.5	0x27		-18.0	0x54		-40.5	0x81		-63.0	0xAE
4.0	0x28		-18.5	0x55		-41.0	0x82		-63.5	0xAF
3.5	0x29		-19.0	0x56		-41.5	0x83		-64.0	0xB0
3.0	0x2A		-19.5	0x57		-42.0	0x84		-64.5	0xB1
2.5	0x2B		-20.0	0x58		-42.5	0x85		-65.0	0xB2
2.0	0x2C		-20.5	0x59		-43.0	0x86		-65.5	0xB3
1.5	0x2D		-21.0	0x5A		-43.5	0x87		-66.0	0xB4
1.0	0x2E		-21.5	0x5B		-44.0	0x88		-66.5	0xB5
0.5	0x2F		-22.0	0x5C	-	-44.5	0x89		-67.0	0xB6
0.0	0x30		-22.5	0x5D	-	-45.0	0x8A		-67.5	0xB7
-0.5	0x31		-23.0	0x5E	-	-45.5	0x8B		-68.0	0xB8
-1.0	0x32		-23.5	0x5F		-46.0	0x8C		-68.5	0xB9
-1.5	0x33		-24.0	0x60	-	-46.5	0x8D		-69.0	0xBA
-2.0	0x34		-24.5	0x61		-47.0	0x8E		-69.5	0xBB
-2.5	0x35		-25.0	0x62	-	-47.5	0x8F		-70.0	UxBC
-3.0	0x36		-25.5	0x63		-48.0	0x90			
-3.5	0x37		-26.0	0x64		-48.5	0x91			
-4.0	0x38	l	-26.5	0x65	]	-49.0	0x92	l	-70.0	0xFF

#### Table A-1. Master Volume Gain Values

et4U.com

DataShe

Copyright © 2000-2003, Pulsus Technologies Inc.

2003 REV1.5

www.DataSheet4U.com

DataSheet4U.com

Gain (dB)	Register Value		Gain (dB)	Register Value
+12.0	0x18		-0.5	0x3F
+11.5	0x17		-1.0	0x3E
+11.0	0x16		-1.5	0x3D
+10.5	0x15		-2.0	0x3C
+10.0	0x14		-2.5	0x3B
+9.5	0x13		-3.0	0x3A
+9.0	0x12		-3.5	0x39
+8.5	0x11		-4.0	0x38
+8.0	0x10		-4.5	0x37
+7.5	0x0F		-5.0	0x36
+7.0	0x0E		-5.5	0x35
+6.5	0x0D		-6.0	0x34
+6.0	0x0C		-6.5	0x33
+5.5	0x0B		-7.0	0x32
+5.0	0x0A		-7.5	0x31
+4.5	0x09		-8.0	0x30
+4.0	0x08		-8.5	0x2F
+3.5	0x07		-9.0	0x2E
+3.0	0x06		-9.5	0x2D
+2.5	0x05 Sh	eet4	U.C1010	0x2C
+2.0	0x04		-10.5	0x2B
+1.5	0x03		-11.0	0x2A
+1.0	0x02		-11.5	0x29
+0.5	0x01		-12.0	0x28
0.0	0x00			

#### Table A-2. Trim Gain Values

DataShe

Signal	Gain	Register
Polarity	(dB)	Value
+	18.0	0x00
+	17.5	0x01
+	17.0	0x02
+	16.5	0x03
+	16.0	0x04
+	15.5	0x05
+	15.0	0x06
+	14.5	0x07
+	14.0	0x08
+	13.5	0x09
+	13.0	0x0A
+	12.5	0x0B
+	12.0	0x0C
+	11.5	0x0D
+	11.0	0x0E
+	10.5	0x0F
+	10.0	0x10
+	9.5	0x11
+	9.0	0x12
+	8.5	0x13
+	8.0	0x14
+	7.5	0x15
+	7.0	0x16
+	6.5	0x17
+	6.0	0x18
+	5.5	0x19
+	5.0	0x1A
+	4.5	0x1B
+	4.0	0x1C
+	3.5	0x1D
+	3.0	0x1E
+	2.5	0x1F
+	2.0	0x20
+	1.5	0x21
+	1.0	0x22
+	0.5	0x23
+	0.0	0x24
+	-0.5	0x25
+	-1.0	0x26
+	-1.5	0x27
+	-2.0	0x28

#### Table A-3. Mixer Gain Values

Signal	Gain	Register
Polarity	(dB)	Value
+	-2.5	0x29
+	-3.0	0x2A
+	-3.5	0x2B
+	-4.0	0x2C
+	-4.5	0x2D
+	-5.0	0x2E
+	-5.5	0x2F
+	-6.0	0x30
+	-6.5	0x31
+	-7.0	0x32
+	-7.5	0x33
+	-8.0	0x34
+	-8.5	0x35
+	-9.0	0x36
+	-9.5	0x37
+	-10.0	0x38
+	-10.5	0x39
+	-11.0	0x3A
+	-11.5	0x3B
+	-12.0	0x3C
Data	Sh <b>a215</b> I U	.CO0x3D
+	-13.0	0x3E
+	-13.5	0x3F
+	-14.0	0x40
+	-14.5	0x41
+	-15.0	0x42
+	-15.5	0x43
+	-16.0	0x44
+	-16.5	0x45
+	-17.0	0x46
+	-17.5	0x47
+	-18.0	0x48
+	-18.5	0x49
+	-19.0	0x4A
+	-19.5	0x4B
+	-20.0	0x4C
+	-20.5	0x4D
+	-21.0	0x4F
+	-21.0	
+	-22.0	0x50
+	-22.0	0x51
т	-22.0	0,01

Signal	Gain	Register
Polarity	(dB)	Value
+	-23.0	0x52
+	-23.5	0x53
+	-24.0	0x54
+	-24.5	0x55
+	-25.0	0x56
+	-25.5	0x57
+	-26.0	0x58
+	-26.5	0x59
+	-27.0	0x5A
+	-27.5	0x5B
+	-28.0	0x5C
+	-28.5	0x5D
+	-29.0	0x5E
+	-29.5	0x5F
+	-30.0	0x60
+	-30.5	0x61
+	-31.0	0x62
+	-31.5	0x63
+	-32.0	0x64
+	-32.5	0x65
+	-33.0	0x66
+	-33.5	0x67
+	-34.0	0x68
+	-34.5	0x69
+	-35.0	0x6A
+	-35.5	0x6B
+	-36.0	0x6C
+	-36.5	0x6D
+	-37.0	0x6E
+	-37.5	0x6F
+	-38.0	0x70
+	-38.5	0x71
+	-39.0	0x72
+	-39.5	0x73
+	-40.0	0x74
+	-40.5	0x75
+	-41.0	0x76
+	-41.5	0x77
+	-42.0	0x78
	Mute	0x79
	Mute	0x7F

DataShe

et4U.com

Signal

Polarity

Gain

(dB)

Register

Value

www.DataSheet4U.com

-	18.0	0x80
-	17.5	0x81
-	17.0	0x82
-	16.5	0x83
-	16.0	0x84
-	15.5	0x85
-	15.0	0x86
-	14.5	0x87
-	14.0	0x88
-	13.5	0x89
-	13.0	0x8A
-	12.5	0x8B
-	12.0	0x8C
-	11.5	0x8D
-	11.0	0x8E
-	10.5	0x8F
-	10.0	0x90
-	9.5	0x91
-	9.0	0x92
-	8.5	0x93
-	8.0	0x94
-	7.5	0x95
-	7.0	0x96
-	6.5	0x97
-	6.0	0x98
-	5.5	0x99
-	5.0	0x9A
-	4.5	0x9B
-	4.0	0x9C
-	3.5	0x9D
-	3.0	0x9E
-	2.5	0x9F
-	2.0	0xA0
-	1.5	0XA1
-	1.0	0XA2
-	0.5	0XA3
-	0.0	0XA4
-	-0.5	0xA5
-	-1.0	0xA6
-	-1.5	0xA7

#### Table A-3. Mixer Gain Values (Continued)

Register

Value

0xA9

0xAA

0xAB

0xAC

0xAD

0xAE

0xAF 0xB0

0xB1

0xB2

0xB3

0xB4

0xB5

0xB6

0xB7

0xB8

0xB9

0xBA

0xBB

0xBC

0xBE

0xBF

0xC0

0xC1

0xC2

0xC3

0xC4

0xC5

0xC6

0xC7

0xC8

0xC9

0xCA

0xCB

0xCC

0xCD

0xCE

0xCF

0xD0

0xD1

COOXBD

Gain

(dB)

-2.5

-3.0

-3.5

-4.0

-4.5

-5.0

-5.5

-6.0 -6.5

-7.0

-7.5

-8.0

-8.5

-9.0 -9.5

-10.0

-10.5

-11.0

-11.5

-12.0

Shq2.5

-13.0

-13.5

-14.0

-14.5

-15.0

-15.5

-16.0

-16.5

-17.0

-17.5

-18.0

-18.5

-19.0

-19.5

-20.0

-20.5

-21.0

-21.5

-22.0

-22.5

Signal

Polarity

\_

\_

-

-

\_

-

-

-

-

-

\_

-

-

-

\_

\_

-

-

-

-

\_

-

\_

-

-

\_

Data

Signal	Gain	Register
Polarity	(dB)	Value
-	-23.0	0xD2
-	-23.5	0xD3
-	-24.0	0xD4
-	-24.5	0xD5
-	-25.0	0xD6
-	-25.5	0xD7
-	-26.0	0xD8
-	-26.5	0xD9
-	-27.0	0xDA
-	-27.5	0xDB
-	-28.0	0xDC
-	-28.5	0xDD
	-29.0	0xDE
-	-29.5	0xDF
-	-30.0	0xE0
-	-30.5	0xE1
-	-31.0	0xE2
-	-31.5	0xE3
-	-32.0	0xE4
-	-32.5	0xE5
-	-33.0	0xE6
-	-33.5	0xE7
-	-34.0	0xE8
-	-34.5	0xE9
-	-35.0	0xEA
-	-35.5	0xEB
-	-36.0	0xEC
-	-36.5	0xED
-	-37.0	0xEE
	-37.5	0xEF
-	-38.0	0xF0
-	-38.5	0xF1
-	-39.0	0xF2
-	-39.5	0xF3
-	-40.0	0xF4
	-40.5	0xF5
-	-41.0	0xF6
-	-41.5	0xF7
_	-42.0	0xF8
	Mute	0xF9
	Mute	0xFF

DataShe

-2.0

0xA8

et4U.com

Gain (dB)	Register Value
+12.0	0x0C
+11.0	0x0B
+10.0	0x0A
+9.0	0x09
+8.0	0x08
+7.0	0x07
+6.0	0x06
+5.0	0x05
+4.0	0x04
+3.0	0x03
+2.0	0x02
+1.0	0x01
0.0	0x00

#### Table A-4. EQ Gain Values

Gain (dB)	Register Value
-1.0	0x1F
-2.0	0x1E
-3.0	0x1D
-4.0	0x1C
-5.0	0x1B
-6.0	0x1A
-7.0	0x19
-8.0	0x18
-9.0	0x17
-10.0	0x16
-11.0	0x15
-12.0	0x14

et4U.com

DataSheet4U.com